Description |
High Speed CMOS Logic dual Positive-Edge-Triggered d-Type Flip-Flops with Set and Reset 14-PdIP -55 to 125 64K X 8 FLASH 5V PROM, 90 ns, PdIP32 High Speed CMOS Logic dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 64K X 8 FLASH 5V PROM, 90 ns, PQCC32 High Speed CMOS Logic Quad 2-Input Exclusive-NOR Gates 14-SOIC -55 to 125 64K X 8 FLASH 5V PROM, 70 ns, PQCC32 High Speed CMOS Logic dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-PdIP -55 to 125 64K X 8 FLASH 5V PROM, 70 ns, PQCC32 High Speed CMOS Logic dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 64K X 8 FLASH 5V PROM, 70 ns, PdIP32 High Speed CMOS Logic dual Positive-Edge-Triggered d-Type Flip-Flops with Set and Reset 14-SOIC -55 to 125 High Speed CMOS Logic Phase-Locked Loop with VCO and Lock detector 16-SOIC -55 to 125 512K (64K x 8) 5-volt Only Flash Memory 512K 64K x 8 5-volt Only CMOS Flash Memory
|