|
|
 |
Maxim
|
Part No. |
MAX9325
|
OCR Text |
...mely low output-to-output skew (50ps max) and part-to-part skew (225ps max). These features make the device ideal for clock and data distribution across a backplane or board. The device selects one of the two differential HSTL or LVECL/LVPE... |
Description |
2:8 Differential LVPECL/LVECL/HSTL Clock and Data Driver
|
File Size |
316.07K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Pericom Semiconductor Corp.
|
Part No. |
PI6C20800AE
|
OCR Text |
50ps ? low cycle-to-cycle jitter < 50ps ? output enable for all outputs ? outputs tristate control via smbus ? power management control ? programmable pll bandwidth ? pll or fanout operation ? 3.3v operation ? packaging (pb-... |
Description |
1:8 Clock Driver for Intel PCI Express Chipsets
|
File Size |
259.96K /
10 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Device Technology, Inc.
|
Part No. |
ICS95V857YL-130 ICS95V857YG-130
|
OCR Text |
......... 0ps - ics95v857-130 .. +50ps specifications: meets or exceeds jedec standard #82-1 for registered ddr clock driver. meets or exceeds proposed ddr1-400 specifications covers all ddr1 speed grades switching characteristics: cy... |
Description |
PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 0.173 INCH, TSSOP-48 PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 0.240 INCH, TSSOP-48
|
File Size |
188.12K /
13 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|