| |
|
 |
ICS
|
| Part No. |
ICS85310I-11
|
| OCR Text |
...ls: LVDS, LVPECL, LVHSTL, SSTL, hcsl * Maximum output frequency: 700MHz * Translates any single ended input signal to 3.3V LVPECL levels wit...lvttl interface levels. Pulldown Non-inver ting differential clock input. Inver ting differential cl... |
| Description |
Low Skew, 1-to-10, Differential-to-LVPECL Fanout Buffer. Same as 85310AY-01 plus Clock Enable. Industrial Temperature
|
| File Size |
107.61K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICS
|
| Part No. |
ICS85310I-31
|
| OCR Text |
...ls: LVPECL, LVDS, LVHSTL, SSTL, hcsl * Maximum output frequency: 700MHz * Translates any single ended input signal to 3.3V LVPECL levels wit...lvttl interface levels. Inver ting differential clock input. Synchronizing clock enable. LVCMOS/LVTT... |
| Description |
Low Skew, Dual, 1-to-5, Differentialto-LVPECL Fanout Buffer. Same as 85310AY-21 plus Clock Enable. Industrial Temperature
|
| File Size |
123.91K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8725-01
|
| OCR Text |
...vels: LVPECL, LVDS, HSTL, SSTL, hcsl * Output frequency range: 31.25MHz to 700MHz * Input frequency range: 31.25MHz to 700MHz * VCO range: 2...lvttl interface levels. Pulldown Non-inver ting differential clock input. Pullup Pullup Inver ting d... |
| Description |
1-to-5 HSTL Clock Generator/ Zero Delay Buffer. VOHmax=1.4.
From old datasheet system
|
| File Size |
175.74K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8725I-01 ICS8725-01I
|
| OCR Text |
...vels: LVDS, LVPECL, HSTL, SSTL, hcsl * Output frequency range: 31.25MHz to 630MHz * Input frequency range: 31.25MHz to 630MHz * VCO range: 2...lvttl interface levels. Pulldown Non-inver ting differential clock input. Pullup Pullup Inver ting d... |
| Description |
1:5 Differential-to-HSTL Clock Generator
From old datasheet system
|
| File Size |
266.68K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8737-11
|
| OCR Text |
...ls: LVPECL, LVDS, LVHSTL, SSTL, hcsl * PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL * Maximum output frequency: 650MHz * Translates any single ended input signal (LVCMOS, lvttl, GTL) to LVPECL levels with resistor bias ... |
| Description |
Low Skew, ÷1, ÷2 Clock Generator
From old datasheet system
|
| File Size |
203.80K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8737I-11 ICS8737-11I
|
| OCR Text |
...ls: LVDS, LVPECL, LVHSTL, SSTL, hcsl * PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL * Maximum output frequency: 650MHz * Translates any single ended input signal (LVCMOS, lvttl, GTL) to LVPECL levels with resistor bias ... |
| Description |
Low Skew, ÷1, ÷2 Clock Generator. Industrial Temperature.
From old datasheet system
|
| File Size |
98.98K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS874003
|
| OCR Text |
...es: LVPECL, LVDS, LVHSTL, SSTL, hcsl * Output frequency range: 98MHz - 160MHz * Input frequency range: 98MHz - 128MHz * VCO range: 490MHz - ...lvttl interface levels. Pullup/ Selects PLL Band Width input. LVCMOS/lvttl interface levels. Pulldow... |
| Description |
High Performance Differential-to-LVDS Jitter Attenuator for PCI Express?
From old datasheet system
|
| File Size |
185.07K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8522
|
| OCR Text |
...ls: LVDS, LVPECL, LVHSTL, SSTL, hcsl * PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL * Maximum output frequency: 500MHz * Translates any single-ended input signal (LVCMOS, lvttl, GTL) to LVPECL levels with resistor bias ... |
| Description |
Dual, 1-to-1, LVCMOS-to-LVHSTL Translator. VOHmax = 1.2V
From old datasheet system
|
| File Size |
93.15K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8634-01
|
| OCR Text |
...t levels: LVPECL, LVDS, LVHSTL, hcsl, SSTL * Output frequency range: 31.25MHz to 700MHz * Input frequency range: 31.25MHz to 700MHz * VCO ra...lvttl interface levels. Pulldown Determines output divider values in Table 3. LVCMOS / lvttl interfa... |
| Description |
Low Skew, 1-to-5, Differential-to- LVPECL Zero Delay Buffer
From old datasheet system
|
| File Size |
268.39K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
