| |
|
 |
Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1352-133AC CY7C1352-80AC
|
| OCR Text |
...ce, during the first clock when emerging from a deselected state, when the device has been deselected. 87 cen input- synchronous clock enable input, active low. when asserted low the clock signal is recog- nized by the sram. when deassert... |
| Description |
256K x18 Pipelined SRAM with NoBL Architecture 256K X 18 ZBT SRAM, 7 ns, PQFP100
|
| File Size |
187.29K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1350B-133AI CY7C1350B-133AC CY7C1350B-166AC
|
| OCR Text |
...e, during the first clock when emerging from a deselected state, when the device has been deselected. 87 cen input- synchronous clock enable input, active low. when asserted low the clock signal is recog- nized by the sram. when deassert... |
| Description |
128Kx36 Pipelined SRAM with NoBL Architecture 128K X 36 ZBT SRAM, 3.5 ns, PQFP100
|
| File Size |
201.27K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
SGS Thomson Microelectronics
|
| Part No. |
AN655
|
| OCR Text |
...institutions are exploring this emerging industry to determine the market potential. a communication network in the house will provide the infra-structure for linking appliances, sensors, controllers, and control panels inside the house. th... |
| Description |
ST7537 POWER LINE MODEM APPLICATION
|
| File Size |
304.92K /
32 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1353-40AC CY7C1353-66AC
|
| OCR Text |
...e, during the first clock when emerging from a deselected state, when the device has been deselected. 87 cen input- synchronous clock enable input, active low. when asserted low the clock signal is recog- nized by the sram. when deassert... |
| Description |
256Kx18 Flow-Through SRAM with NoBL Architecture 256K X 18 ZBT SRAM, 14 ns, PQFP100
256Kx18 Flow-Through SRAM with NoBL Architecture 256K X 18 ZBT SRAM, 11 ns, PQFP100
|
| File Size |
162.65K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C1340G-100AXC
|
| OCR Text |
...rst clock of a r ead cycle when emerging from a deselected state. adv input- synchronous advance input signal, sampled on the rising edge of clk, active low . when asserted, it automatically increments the address in a burst cycle. adsp ... |
| Description |
4-Mbit (128K x 32) Pipelined DCD Sync SRAM
|
| File Size |
262.10K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C1347G
|
| OCR Text |
...irst clock of a read cycle when emerging from a deselected state. note: 1. for best-practices recommendations, please refer to the cypress application note system design guidelines on www.cypress.com. address register adv clk burst count... |
| Description |
4-Mbit (128K x 36) Pipelined Sync SRAM
|
| File Size |
340.81K /
19 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
