|
|
 |
GSI Technology, Inc.
|
Part No. |
GS841Z18AGT-180 GS841Z18AGT-180I
|
OCR Text |
...e length (2 cycles) to the read comman d versus data pipeline length (2 cycles). a t the first rising edge of clock, enable, writ e, byte write(s), and address are registered . the data in associated with that addr ess is required at the ... |
Description |
4Mb Pipelined and Flow Through Synchronous NBT SRAMs 256K X 18 ZBT SRAM, 8 ns, PQFP100
|
File Size |
489.27K /
30 Page |
View
it Online |
Download Datasheet
|
|
|
 |
GSI Technology, Inc.
|
Part No. |
GS8645Z36T-166T
|
OCR Text |
...e length (2 cycles) to the read comman d versus data pipeline length (2 cycles). a t the first rising edge of clock, enable, write, byte write(s), and address are registered. the data in associated with that addr ess is required at the ... |
Description |
2M X 36 ZBT SRAM, 8 ns, PQFP100 TQFP-100
|
File Size |
495.97K /
23 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Silicon Laboratories, Inc.
|
Part No. |
SPL505YC264BT
|
OCR Text |
... indexed byte is encoded in the comman d code, as described in table 2 . the block write and block read protocol is outlined in table 3 while table 4 outlines the corresponding byte write and byte read protocol. the slave receiver add... |
Description |
400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 6 X 17 MM, LEAD FREE, MO-153, TSSOP-64
|
File Size |
318.41K /
27 Page |
View
it Online |
Download Datasheet
|
|
|
 |
GSI Technology, Inc.
|
Part No. |
GS8162Z72C-150T GS8162Z72C-200T
|
OCR Text |
...e length (2 cycles) to the read comman d versus data pipeline length (2 cycles). a t the first rising edge of clock, enable, writ e, byte write(s), and address are registered . the data in associated with that addr ess is required at the ... |
Description |
256K X 72 ZBT SRAM, 7.5 ns, PBGA209 14 X 22 MM, 1 MM PITCH, BGA-209 256K X 72 ZBT SRAM, 6.5 ns, PBGA209 14 X 22 MM, 1 MM PITCH, BGA-209
|
File Size |
766.08K /
31 Page |
View
it Online |
Download Datasheet
|
|
|
 |
GSI Technology, Inc.
|
Part No. |
GS8162Z72CC-150T GS8162Z72CC-250T GS8162Z72CC-200T GS8162Z72CGC-300T
|
OCR Text |
...e length (2 cycles) to the read comman d versus data pipeline length (2 cycles). a t the first rising edge of clock, enable, writ e, byte write(s), and address are registered . the data in associated with that addr ess is required at the ... |
Description |
256K X 72 ZBT SRAM, 7.5 ns, PBGA209 14 X 22 MM, 1 MM PITCH, BGA-209 256K X 72 ZBT SRAM, 5.5 ns, PBGA209 14 X 22 MM, 1 MM PITCH, BGA-209 256K X 72 ZBT SRAM, 6.5 ns, PBGA209 14 X 22 MM, 1 MM PITCH, BGA-209 256K X 72 ZBT SRAM, 5 ns, PBGA209
|
File Size |
591.62K /
28 Page |
View
it Online |
Download Datasheet
|
|
|
 |
GSI Technology, Inc. Electronic Theatre Controls, Inc.
|
Part No. |
GS8320Z36T-166V GS8320Z36T-133V GS8320Z36T-166VT GS8320Z36GT-133V GS8320Z36GT-166VT GS8320Z36GT-200IV GS8320Z36T-250IV GS8320Z36T-225IV GS8320Z18T-166IV GS8320Z18GT-166V GS8320Z18GT-166IV GS8320Z18T-133V GS8320Z18GT-150IV GS8320Z18T-166V GS8320Z18T-150IV GS8320Z36GT-133IV
|
OCR Text |
...e length (2 cycles) to the read comman d versus data pipeline length (2 cycles). a t the first rising edge of clock, enable, writ e, byte write(s), and address are registered . the data in associated with that addr ess is required at the ... |
Description |
36Mb Pipelined and Flow Through Synchronous NBT SRAMs 1M X 36 ZBT SRAM, 7 ns, PQFP100 36Mb Pipelined and Flow Through Synchronous NBT SRAMs 1M X 36 ZBT SRAM, 8.5 ns, PQFP100 1M X 36 ZBT SRAM, 7 ns, PQFP100 TQFP-100 1M X 36 ZBT SRAM, 7 ns, PQFP100 ROHS COMPLIANT, TQFP-100 36Mb Pipelined and Flow Through Synchronous NBT SRAMs 1M X 36 ZBT SRAM, 6.5 ns, PQFP100 36Mb Pipelined and Flow Through Synchronous NBT SRAMs 1M X 36 ZBT SRAM, 5.5 ns, PQFP100 36Mb Pipelined and Flow Through Synchronous NBT SRAMs 1M X 36 ZBT SRAM, 6 ns, PQFP100 36Mb Pipelined and Flow Through Synchronous NBT SRAMs 2M X 18 ZBT SRAM, 7 ns, PQFP100 36Mb Pipelined and Flow Through Synchronous NBT SRAMs 2M X 18 ZBT SRAM, 8.5 ns, PQFP100 36Mb Pipelined and Flow Through Synchronous NBT SRAMs 2M X 18 ZBT SRAM, 7.5 ns, PQFP100
|
File Size |
446.89K /
23 Page |
View
it Online |
Download Datasheet
|
|
|
 |
GSI Technology, Inc.
|
Part No. |
GS8644Z36E-166V GS8644Z18E-225V GS8644Z36E-225V
|
OCR Text |
...e length (2 cycles) to the read comman d versus data pipeline length (2 cycles). a t the first rising edge of clock, enable, writ e, byte write(s), and address are registered . the data in associated with that addr ess is required at the ... |
Description |
72Mb Pipelined and Flow Through Synchronous NBT SRAM 2M X 36 ZBT SRAM, 7 ns, PBGA165 72Mb Pipelined and Flow Through Synchronous NBT SRAM 4M X 18 ZBT SRAM, 6.5 ns, PBGA165 72Mb Pipelined and Flow Through Synchronous NBT SRAM 2M X 36 ZBT SRAM, 6.5 ns, PBGA165
|
File Size |
738.08K /
30 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Silicon Laboratories, Inc.
|
Part No. |
SL28506BOC-2T
|
OCR Text |
... indexed byte is encoded in the comman d code, as described in table 2 . the block write and block read protocol is outlined in table 3 while table 4 outlines the corresponding byte write and byte read protocol. the slave receiver add... |
Description |
PROC SPECIFIC CLOCK GENERATOR, PDSO56 ROHS COMPLIANT, SSOP-56
|
File Size |
341.67K /
28 Page |
View
it Online |
Download Datasheet
|
|
|
 |
IC MICROSYSTEMS Sdn. Bhd.
|
Part No. |
X76F128HG-2.7 X76F128HE-2.7 X76F128HEG-2.7
|
OCR Text |
...s are cleared and all comman ds are blocked and the retry counter is disabled. issuing a valid reset device command (with reset password) to the device resets and re-enables the retry counte r and re- enables the ot... |
Description |
16K X 8 FLASH 2.7V PROM, UUC ROHS COMPLIANT, DIE 16K X 8 FLASH 2.7V PROM, UUC DIE
|
File Size |
430.64K /
16 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|