|
|
 |
IDT
|
Part No. |
IDT72T40108 IDT72T4088IDT72T4098 IDT72T4098
|
OCR Text |
...n to x40 out -x10 in to x40 out Auto power down minimizes standby power consumption Master Reset clears entire FIFO Partial Reset clears data, but retains programmable settings Empty and Full flags signal FIFO status Select IDT Standard tim... |
Description |
2.5 VOLT HIGH-SPEED TeraSync? DDR/SDR FIFO 40-BIT CONFIGURATION 2.5 VOLT HIGH-SPEED TeraSync™ DDR FIFO 40-BIT CONFIGURATION
|
File Size |
456.68K /
52 Page |
View
it Online |
Download Datasheet
|
|
|
 |
IDT
|
Part No. |
IDT72V283 72V223-72V293_DS IDT72V263
|
OCR Text |
...latency Zero latency retransmit Auto power down minimizes standby power consumption Master Reset clears entire FIFO Partial Reset clears data, but retains programmable settings Empty, Full and Half-Full flags signal FIFO status Programmable... |
Description |
3.3 VOLT HIGH-DENSITY SUPERSYNC II? NARROW BUS FIFO From old datasheet system
|
File Size |
411.41K /
45 Page |
View
it Online |
Download Datasheet
|
|
|
 |
IDT
|
Part No. |
IDT72V36100 72V3690
|
OCR Text |
...ency
Zero latency retransmit Auto power down minimizes standby power consumption Master Reset clears entire FIFO Partial Reset clears data, but retains programmable settings Empty, Full and Half-Full flags signal FIFO status Programmable... |
Description |
3.3 VOLT HIGH-DENSITY SUPERSYNC™ II 36-BIT FIFO From old datasheet system
|
File Size |
562.55K /
36 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|