| |
|
 |
Samsung Electronic
|
| Part No. |
M383L3223CT1
|
| OCR Text |
...arge; trc=trcmin;tck=100mhz for ddr200, 133mhz for ddr266a & ddr266b; dq,dm and dqs inputs changing twice per clock cycle; address and control inputs changing once per clock cycle idd0 - - operating current - one bank operation ; one bank ... |
| Description |
M383L3223CT1 DDR SDRAM 184pin DIMM Data Sheet
|
| File Size |
123.23K /
15 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Samsung Electronic
|
| Part No. |
M312L3223CT0 M312L3223CT0-LB3
|
| OCR Text |
...arge; trc=trcmin;tck=100mhz for ddr200, 133mhz for ddr266a & ddr266b; dq,dm and dqs inputs changing twice per clock cycle; address and control inputs changing once per clock cycle idd0 - - operating current - one bank operation ; one bank ... |
| Description |
32M X 72 DDR DRAM MODULE, 0.7 ns, DMA184
M312L3223CT0 DDR SDRAM 184pin DIMM Data Sheet
|
| File Size |
101.91K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx, Inc.
|
| Part No. |
W3EG72256MS133AJD3SG
|
| OCR Text |
...double-data-rate architecture ddr200, ddr266 and ddr333: ? jedec design speci? cations bi-directional data strobes (dqs) differential clock inputs (ck & ck#) programmable read latency 2,2.5 (clock) programmable burst length (2,4... |
| Description |
2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL 2GB 256Mx72 ECC的DDR SDRAM的注册瓦锁相
|
| File Size |
310.29K /
14 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
