| |
|
 |
Motorola
|
| Part No. |
MC100ES6222
|
| OCR Text |
...B, FSELC, FSELD and CLK_SEL are asychronous control inputs. Any changes of the control inputs require a MR pulse for resynchronization of the the /2 outputs. For the functionality of the MR control input, see Figure 5. , "Functional Diagram... |
| Description |
Low Voltage 1:15 Dlfferentlal ECL/PECL Clock Dlvlder and Fanout Buffer
|
| File Size |
113.56K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Zarlink
|
| Part No. |
MT90220
|
| OCR Text |
...support MIB Connects to popular asychronous SRAM Provides statistics on the number of HEC errors 8 bit Microprocessor Interface, compatible with Intel and Motorola 3.3V operation / 5V tolerant inputs MQFP-208 pin JTAG Test support
* * * ... |
| Description |
Octal IMA/UNI PHY Device
|
| File Size |
969.43K /
116 Page |
View
it Online |
Download Datasheet |
| |
|
|
Macronix 旺宏
|
| Part No. |
MX8325-1 8325_1
|
| OCR Text |
...e this chip mostly suitable for asychronous PCI or synchronous PCI design.
GENERAL DESCRIPTION
There are three PLLs in the MX8325-1 to support smooth transition and glitch-free CPU clock, 24 MHz and PCI bus clock. It can be suited for s... |
| Description |
MOTHERBOARD CLOCK GENERATOR
From old datasheet system
|
| File Size |
61.79K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS9148-49
|
| OCR Text |
...Timing Diagram
CPUS_TOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation. CPU_STOP# is synchronized by the ICS9148-49. All other clocks will continue to run while the CPUCLKs clo... |
| Description |
BX Main Clock, 2 Chip Clock, Supports 66.6 - 100MHz
From old datasheet system
|
| File Size |
360.16K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS932S200 ICS932S200YG-T ICS932S200YF-T
|
| OCR Text |
...s are held at a Low state. This asychronous input halts the CPUCLK and the 3V66 clocks at logic "0" when driven active(Low). This asynchronous input halts the PCICLK at logic"0" when driven active(Low). PCICLK_F is not affected by this inpu... |
| Description |
Frequency Timing Generator for Dual Server/Workstation Systems
From old datasheet system
ServerWorks Champion Le/He CS, Single Ended Outputs
|
| File Size |
99.11K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
