|
|
 |
Freescale (Motorola) FREESCALE[Freescale Semiconductor, Inc] Freescale Semiconductors 飞思卡尔半导体(中国)有限公司
|
Part No. |
MC100ES6039 MC100ES6039EGR2 MC100ES6039DW MC100ES6039DWR2 MC100ES6039EG
|
OCR Text |
ecl/Pecl/HSTL/lvds /2/4, /4/6 Clock Generation Chip
The MC100ES6039 is a low skew /2/4, /4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefo... |
Description |
3.3 V ecl/Pecl/HSTL/lvds /-2/4, /-4/5/6 Clock Generation Chip 3.3V ecl/Pecl/HSTL/lvds 2/4, 4/6 Clock Generation Chip 3.3 ecl / Pecl HSTL / lvds / 44 / 6时钟发生器芯
|
File Size |
228.41K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
 |

ON Semiconductor
|
Part No. |
NB4L52
|
OCR Text |
...EE Q Q VCC VTR R R VTR EP I/O - ecl, CML, LVCMOS, lvds, LVTTL Input ecl, CML, LVCMOS, lvds, LVTTL Input - - ecl, CML, LVCMOS, lvds, LVTTL In...Pecl (ecl at +5.0 V) - eclinPS I/O SPiCE Modeling Kit - Metastability and the eclinPS Family - Inter... |
Description |
2.5 to 5.5V ecl D-Flip-flop w/Diff Reset & Input Terms From old datasheet system
|
File Size |
66.58K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ONSEMI[ON Semiconductor]
|
Part No. |
NB6L11 NB6L11DTR2 NB6L11D NB6L11DR2 NB6L11DT
|
OCR Text |
...or lvds. The outputs are 800 mV ecl signals. * Maximum Input Clock Frequency w 6 GHz Typical * Maximum Input Data Rate w 6 Gb/s Typical * Lo...Pecl Mode Operating Range: VCC = 2.375 V to 3.465 V with VEE = 0 V * Necl Mode Operating Range: VCC ... |
Description |
2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPecl/LVNecl 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR 6L SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 6GHz 2.5V/3.3V Multilevel Input to Differential LVNecl/LVPecl 1:2 Clock or Data Fanout Buffer/Transl From old datasheet system
|
File Size |
112.11K /
12 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|