Part Number Hot Search : 
EPT7066 0GA12 949DC EPS13 AM4502AC MKT369 B225T ZXT953K
Product Description
Full Text Search
  divider pll Datasheet PDF File

For divider pll Found Datasheets File :: 5653    Search Time::2.172ms    
Page :: | 1 | 2 | <3> | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |   

    CXL1502M

SONY[Sony Corporation]
Part No. CXL1502M
OCR Text ...26 23 19 18 VCO 1/3 divider Phase comparator 1 2 Output circuit, S/H circuit 2H + D D Output circuit, S/H circuit Bias circuit (B) D Output circuit, S/H circuit Bias circuit (A) Clock driver Autobias circuit (P) Auto...
Description CMOS-CCD Signal Processor

File Size 195.82K  /  14 Page

View it Online

Download Datasheet





    CY2291 CY2291F CY2291FI CY2291SC-XXX CY2291SI-XXX CY2291SL-XXX

Cypress Semiconductor, Corp.
Cypress Semiconductor Corp.
CYPRESS[Cypress Semiconductor]
Part No. CY2291 CY2291F CY2291FI CY2291SC-XXX CY2291SI-XXX CY2291SL-XXX
OCR Text ...ffers the most output frequency divider options. The CPU pll (Cpll) is controlled by the select inputs (S0-S2) to provide eight user-selectable frequencies with smooth slewing between frequencies. The Utility pll (Upll) provides the most ac...
Description Three-pll General Purpose EPROM Programmable Clock Generator 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO20

File Size 120.66K  /  13 Page

View it Online

Download Datasheet

    PCK953BD PCK953

NXP Semiconductors
PHILIPS[Philips Semiconductors]
Part No. PCK953BD PCK953
OCR Text ...VCO lock range and the feedback divider. AC CHARACTERISTICS Tamb = 0 to 70C; VCC = 3.3 V 5% SYMBOL tr, tf tpw tsk(O) fVCO fMAX PARAMETER...pll VCO lock range Maximum output frequency pll mode Bypass mode tpd(lock) tpd(bypass) tPLZ-HZ tPZL ...
Description 50-125 MHz PECL input/9 CMOS output 3.3 V pll clock driver

File Size 65.55K  /  8 Page

View it Online

Download Datasheet

    UMA1020AM UMA1020

PHILIPS[Philips Semiconductors]
Part No. UMA1020AM UMA1020
OCR Text ... supply * Fully programmable RF divider * 3-line serial interface bus * Second synthesizer to control first IF or offset loop frequency * In...pll); test mode output UMA1020AM Fig.2 Pin configuration. FUNCTIONAL DESCRIPTION Principal ...
Description Low-voltage dual frequency synthesizer for radio telephones

File Size 152.20K  /  20 Page

View it Online

Download Datasheet

    ZL40810 ZL40810DCE ZL40810DCF

ZARLINK[Zarlink Semiconductor Inc]
Part No. ZL40810 ZL40810DCE ZL40810DCF
OCR Text ...V/s Input stage bias current divider and output stages RMS sinewave1 fin = 1GHz to 2GHz fin = 2GHz to 9.5GHz fin = 11GHz fin = 1GHz to 4GHz fin = 5GHz to 11GHz For <2GHz operation. Differential Into 50ohm pullup resistors Single-ended ou...
Description 10-GHz Fixed Modulus ÷ 8
10-GHz Fixed Modulus 8
10-GHz Fixed Modulus ± 8

File Size 529.36K  /  13 Page

View it Online

Download Datasheet

    ICS843004 ICS843004AG ICS843004AGT

ICST[Integrated Circuit Systems]
Part No. ICS843004 ICS843004AG ICS843004AGT
OCR Text ....5625 26.04166 23.4375 Inputs M divider F_SEL1 F_SEL0 Value 0 0 24 0 1 1 0 0 1 0 1 1 0 24 24 24 24 24 N divider Value 3 4 6 12 4 3 M/N Divid...pll and TEST_CLK as input to the dividers. When Pulldown LOW, selects pll (pll Enable). When HIGH, d...
Description FEMTOCLOCKS LVCMOS/CRYSTAL-TO- 3.3V LVPECL FREQUENCY SYNTHESIZER
FEMTOCLOCKS⑩ LVCMOS/CRYSTAL-TO- 3.3V LVPECL FREQUENCY SYNTHESIZER

File Size 288.06K  /  16 Page

View it Online

Download Datasheet

    ICS9177 ICS9177-01CF52

ICST[Integrated Circuit Systems]
Part No. ICS9177 ICS9177-01CF52
OCR Text ...rom one of the OutC outputs pll divider mode control (Contains internal pull-up resistors) Test mode ENABLE pin External Test Clk TTL - 25 MHz output clock TTL - 12.5 MHz output clock OUTPUT TTL - Group 2 OUTPUT Programmable clock out...
Description High Frequency System Clock Generator

File Size 314.80K  /  8 Page

View it Online

Download Datasheet

    ICS9178-03 ICS9178Y-03

ICST[Integrated Circuit Systems]
Part No. ICS9178-03 ICS9178Y-03
OCR Text ... 22). LSB frequency select pll (divider mode control). MSB frequency select pll (divider mode control). External pll feedback path from one of the BCLK outputs. External reference clock input. Power for the analog pll circuitry. Ground for ...
Description 245 MHz Clock Generator and Integrated Buffer for PowerPC™

File Size 490.53K  /  8 Page

View it Online

Download Datasheet

    ICS9248-189 ICS9248YF-189-T

Integrated Circuit Syst...
ICST[Integrated Circuit Systems]
Part No. ICS9248-189 ICS9248YF-189-T
OCR Text ..., Xtal Config. Reg. SDRAM divider Stop 6 SDRAM (5:0) SDRAM_F 9248-189 Rev - 08/10/01 Third party brands and names are the property of their respective owners. ADVANCE INFORMATION documents contain information on product...
Description AMD - K7?Clock Generator for Mobile System
AMD - K7Clock Generator for Mobile System
AMD - K7⑩ Clock Generator for Mobile System
AMD - K7 Clock Generator for Mobile System
AMD - K7?/a> Clock Generator for Mobile System

File Size 234.89K  /  15 Page

View it Online

Download Datasheet

For divider pll Found Datasheets File :: 5653    Search Time::2.172ms    
Page :: | 1 | 2 | <3> | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of divider pll

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
1.5970151424408