|
|
|
ATMEL[ATMEL Corporation]
|
Part No. |
AT34C02C
|
OCR Text |
half of the Array
- Software Procedure to Verify Write Protect Status
* Hardware Write Protection for the Entire Array * Low-voltage and Standard-voltage Operation
- 1.7 (VCC = 1.7V to 3.6V) Internally Organized 256 x 8 Two-wire Serial... |
Description |
Two-wire Serial EEPROM with Permanent and Reversible Software Write Protect
|
File Size |
345.63K /
20 Page |
View
it Online |
Download Datasheet |
|
|
|
ST Microelectronics
|
Part No. |
CLIENT STPCD0166BTI3 STPCD0175BTI3 STPCD0175BTC3
|
OCR Text |
...he pci clock runs at a third or half cpu clock speed.
stpc client issue 2.2 - october 13, 2000 3/61 ? isa master/slave ? the isa clock ge...array is used for cpu main memo- ry and graphics frame-buffer. this significantly re- duces total sy... |
Description |
STPC CLIENT DATASHEET / PC COMPATIBLE EMBEDED MICROPROCESSOR
|
File Size |
1,009.64K /
61 Page |
View
it Online |
Download Datasheet |
|
|
|
SAMSUNG SEMICONDUCTOR CO. LTD.
|
Part No. |
K9K1G08U0M-YIB0 K9K1G08U0M-YCB0
|
OCR Text |
...the starting address of the 1st half of the register. 01h command(read) : defines the starting address of the 2nd half of the register. * a ...array (512 + 16)byte x 262,144 y-gating page register & s/a
k9k1g08u0m-ycb0, k9k1g08u0m-yib0 flas... |
Description |
128M x 8 Bit NAND Flash Memory
|
File Size |
477.43K /
37 Page |
View
it Online |
Download Datasheet |
|
|
|
SAMSUNG SEMICONDUCTOR CO. LTD. Samsung Semiconductor Co., Ltd.
|
Part No. |
K9K1208U0M-YIB0 K9K1208U0M-YCB0
|
OCR Text |
...the starting address of the 1st half of the register. 01h command(read) : defines the starting address of the 2nd half of the register. * a ...array (512 + 16)byte x 131072 y-gating page register & s/a
k9k1208u0m-ycb0, k9k1208u0m-yib0 flash... |
Description |
64M x 8 Bit NAND Flash Memory 6400 × 8位NAND闪存
|
File Size |
357.11K /
26 Page |
View
it Online |
Download Datasheet |
|
|
|
Integrated Device Technology, Inc.
|
Part No. |
IDT72V845L15PF IDT72V845L20PF IDT72V805L15PFI IDT72V815L20PFI
|
OCR Text |
...lags with default settings half-full flag capability output enable puts output data bus in high-impedance state high-performa...array, ff and rsb paf go high, and pae and ef go low. a reset is required before an initial w... |
Description |
15MBaud CMOS logic optocoupler. Dual channel SOIC-8; Package: SOIC-W; No of Pins: 8; Container: Box 15MBaud CMOS logic optocoupler. Dual channel SOIC-8; Package: SOIC-W; No of Pins: 8; Container: Tape & Reel 8 Input, 6 Output Video Switch Matrix with Output Drivers; Package: TSSOP; No of Pins: 24; Container: Rail 3.3 VOLT CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18 3.3伏CMOS双SyncFIFO56 × 18,双512 × 18,双1,024 × 18,双2,048 × 18
|
File Size |
491.77K /
26 Page |
View
it Online |
Download Datasheet |
|
|
|
SAMSUNG SEMICONDUCTOR CO. LTD.
|
Part No. |
K9F6408U0M-TCB0 K9F6408U0M-TIB0
|
OCR Text |
...the starting address of the 1st half of the register. 01h command(read) : defines the starting address of the 2nd half of the register. * a ...array (512 + 16)byte x 16384 y-gating 1st half page register & s/a i/o buffers & latches latches & d... |
Description |
8M x 8 Bit NAND Flash Memory
|
File Size |
483.65K /
26 Page |
View
it Online |
Download Datasheet |
|
|
|
SAMSUNG SEMICONDUCTOR CO. LTD.
|
Part No. |
K9F6408U0A-TCB0
|
OCR Text |
...the starting address of the 1st half of the register. 01h command(read) : defines the starting address of the 2nd half of the register. * a ...array (512 + 16)byte x 16384 y-gating 1st half page register & s/a i/o buffers & latches latches & d... |
Description |
TV 32C 32#20 SKT RECP 8米8位NAND闪存
|
File Size |
350.56K /
26 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|