| |
|
 |
Atmel Corp
|
| Part No. |
AT89LV55NBSP AT89LV55-12AC
|
| OCR Text |
...Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock. Transmit clock enable. When set, ca... |
| Description |
2.7-Volt, 80C32 Microcontroller with 20K bytes Flash
MICROCONTROLLER,8-BIT,8051 CPU,CMOS,TQFP,44PIN,PLASTIC
From old datasheet system
|
| File Size |
446.50K /
24 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
IDT77V7101 77V7101_DS_98613
|
| OCR Text |
...=1, each occurrence of a comma+ causes realignment of the bit positions of the received comma+ code group to match the standard 8B/10B format. Realignment may be achieved by dropping bits from the data stream when necessary. Comma+ characte... |
| Description |
Gigabit SERDES Transceiver
From old datasheet system
|
| File Size |
155.23K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intel
|
| Part No. |
80C196KC N83C196KC20 N87C196KC20 N83C196KC N87C196KC
|
| OCR Text |
...8-bit bus A positive transition causes a vector through 203EH Output high during an external memory read indicates the read is an instruction fetch INST is valid throughout the bus cycle INST is activated only during external memory accesse... |
| Description |
COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER
|
| File Size |
337.81K /
26 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intel
|
| Part No. |
80386SXSA
|
| OCR Text |
...equest is a maskable input that causes the CPU to suspend execution of the current program and then execute an interrupt acknowledge cycle.
BHE# BLE# BUSY# CLK2 D/C#
O O I I O
19 17 34 15 24
D15:0
I/O
81-83, 86-90, 92-96, ... |
| Description |
Embedded Microprocessor
|
| File Size |
161.07K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intel
|
| Part No. |
AN87C196KD
|
| OCR Text |
...-bit bus. A positive transition causes a vector through 203EH. Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory acce... |
| Description |
16-Bit High Performance CHMOS Microcontroller
|
| File Size |
606.52K /
21 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
AT80F52
|
| OCR Text |
...Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock. Transmit clock enable. When set, ca... |
| Description |
8 Bit Controller with 8K QuickFlash Memory
From old datasheet system
|
| File Size |
157.21K /
19 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
