| |
|
 |
ALLIANCE SEMICONDUCTOR CORP
|
| Part No. |
AS4LC1M16E5-50JC
|
| OCR Text |
... dq5 dq6 dq7 dq8 11 12 13 14 15 16 17 18 19 20 nc nc we ras nc nc a0 a1 a2 a3 22 21 vcc a7 v dq1 dq2 dq dq4 v dq5 dq6 dq7 dq8 nc nc ...col data out lower byte read llhhlrowcol lower byte, upper byte, data out upper byte read l h l h l... |
| Description |
1M X 16 EDO DRAM, 50 ns, PDSO42
|
| File Size |
612.23K /
24 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MITSUMI ELECTRIC CO LTD
|
| Part No. |
MAX1414FV
|
| OCR Text |
...4 n.c 14 n.c 5 dchg 15 v1 6 n.c 16 v2 7 cdc 17 v3 8 col 18 v4 9 cov 19 n.c 10 gnd 20 v cc tsop-20a 13 68 24 579 10 20 16 13 19 17 15 14 12 18 11
mitsumi protection of lithium ion batteries (three four cells in series) mm1414 pin descript... |
| Description |
4-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20
|
| File Size |
162.99K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
White Electronic Design...
WHITE ELECTRONIC DESIGNS CORP
|
| Part No. |
W332M72V-133SBI W332M72V-XBX
|
| OCR Text |
...8,192 rows by 1,024 columns by 16 bits. read and write accesses to the sdram are burst ori- ented; ac cess es start at a selected locatio...col umn lo ca tion for the burst ac cess. the sdram provides for programmable read or write bur... |
| Description |
32Mx72 Synchronous DRAM
32M X 72 SYNCHRONOUS DRAM, 5.5 ns, PBGA208
|
| File Size |
257.35K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED SILICON SOLUTION INC
|
| Part No. |
IS41C8200A-50J
|
| OCR Text |
...edec standard pinouts. 2m x 8 (16-mbit) dynamic ram with edo page mode april 2004 key timing parameters parameter -50 -60 unit ras access...col d out write: word (early write) l l l x row/col d in read-write l l h ll h row/col d out , d i... |
| Description |
2M X 8 EDO DRAM, 50 ns, PDSO28
|
| File Size |
109.79K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED SILICON SOLUTION INC
|
| Part No. |
IS41C16100-50KE
|
| OCR Text |
...to refresh mode : 1,024 cycles /16 ms ? ras -only, cas -before- ras (cbr), and hidden ? self refresh mode - 1,024 cycles / 128ms jedec ...col d out read: lower byte l l h h l row/col lower byte, d out upper byte, high-z read: upper byte l... |
| Description |
1M X 16 EDO DRAM, 50 ns, PDSO42
|
| File Size |
179.09K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
