| |
|
 |
TOSHIBA
|
| Part No. |
TB9004FNG
|
| OCR Text |
...ng st high turns the outputs on while driving it low turns them off. when both outputs are turned off, the tb9004fng consumes a current of 0 a (typ.). it contains a 250 k pull-down resistor. 5 comp1 phase compensating pin for v cc1 ... |
| Description |
Automobile CPU dual regulator, built-in watchdog timer
|
| File Size |
298.18K /
17 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
|
| Part No. |
SC2595STRT
|
| OCR Text |
...on for ddr termination designs; while meeting the jedec require- ments of sstl-2 specifications for ddr-sdram termi- nation. the sc2595 can source and sink 1.5a current at the output v tt while maintaining excellent load regulation. v tt ... |
| Description |
1-LINE BUS TERMINATOR SUPPORT CIRCUIT, PDSO8
|
| File Size |
287.76K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
FUJITSU LTD
|
| Part No. |
MBM29DL32BF70TN MBM29DL32BF70PBT
|
| OCR Text |
...om a non-busy bank of the array while an embedded write (either a program or an erase) operation is simultaneously taking place on the other bank. in the device, a new design concept called flexbank tm * 1 architecture is implemented. usi... |
| Description |
2M X 16 FLASH 3V PROM, 70 ns, PDSO48
2M X 16 FLASH 3V PROM, 70 ns, PBGA48
|
| File Size |
307.18K /
70 Page |
View
it Online |
Download Datasheet |
| |
|
|
FUJITSU LTD
|
| Part No. |
MBM29DL320BF70TR
|
| OCR Text |
...om a non-busy bank of the array while an embedded write (either a program or an erase) operation is simultaneously taking place on the other bank. in the device, a new design concept called flexbank tm * 1 architecture is implemented. usi... |
| Description |
2M X 16 FLASH 3V PROM, 70 ns, PDSO48
|
| File Size |
346.89K /
71 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
