|
|
 |
Integrated Device Technology, Inc.
|
Part No. |
IDT72T51236L6BB IDT72T51236L5BB IDT72T51246L5BB IDT72T51256 IDT72T51246L6BB IDT72T51246L6BBI IDT72T51246L5BBI
|
OCR Text |
...packet mode operation ? ? ? ? ? partial reset, clears data in single queue ? ? ? ? ? expansion of up to 8 multi-queue devices in parallel is available ? ? ? ? ? power down input provides additional power savings in hstl and ehstl modes. ? ?... |
Description |
2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits 32K X 36 OTHER FIFO, 3.7 ns, PBGA256 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits 32K X 36 OTHER FIFO, 3.6 ns, PBGA256 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits 16K X 36 OTHER FIFO, 3.7 ns, PBGA256
|
File Size |
617.12K /
62 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Device Technology, Inc.
|
Part No. |
IDT72T51333 IDT72T51353 IDT72T51343
|
OCR Text |
...peration on read port ? ? ? ? ? partial reset, clears data in single queue ? ? ? ? ? expansion of up to 8 multi-queue devices in parallel is available ? ? ? ? ? power down input provides additional power savings in hstl and ehstl modes. ? ?... |
Description |
2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits
|
File Size |
539.63K /
55 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Device Technology, Inc.
|
Part No. |
IDT72T51546 IDT72T51556
|
OCR Text |
...packet mode operation ? ? ? ? ? partial reset, clears data in single queue ? ? ? ? ? expansion of up to 8 multi-queue devices in parallel is available ? ? ? ? ? power down input provides additional power savings in hstl and ehstl modes. ? ?... |
Description |
2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
|
File Size |
634.73K /
64 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Device Technology, Inc.
|
Part No. |
IDT72T51553 IDT72T51543
|
OCR Text |
...peration on read port ? ? ? ? ? partial reset, clears data in single queue ? ? ? ? ? expansion of up to 8 multi-queue devices in parallel is available ? ? ? ? ? power down input provides additional power savings in hstl and ehstl modes. ? ?... |
Description |
2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 18 BIT WIDE CONFIGURATION 2.5V的多队列流量控制器件2队列8位范围配
|
File Size |
558.69K /
57 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Osram Opto Semiconductors GmbH
|
Part No. |
LBE63C-S2U1-35
|
OCR Text |
...leds in lux mit der innovativem partial flux methode erolgt, wurden vergleichsmessungen an bauteilen jeweils mit dem "partial flux" testkopf und dem "standard led" testkopf (gem?? cie-127-b) durchgefhrt. der vergleich soll als orientierung ... |
Description |
Power TOPLED with Lens Enhanced Optical Power LED (ATON)
|
File Size |
34.02K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Galileo Technology Services, LLC
|
Part No. |
GT-64012
|
OCR Text |
...wo types of reads: uncacheable (partial reads) and cacheable (block reads). all partial reads (syscmd[7:5] = 0 and syscmd[3] = 1), are forwarded to the system a cycle later than the issue cycle on the cpu bus. as both the sysad and sysc... |
Description |
Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000处理器的二级高速缓存控制器)
|
File Size |
606.58K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Fujitsu Microelectronics
|
Part No. |
MB82BDR08163A-70L
|
OCR Text |
...mode sleep, 16m-bit and 32m-bit partial
2 (ae2.0e) mb82dbr08163a -70l preliminary n n n n pin description n n n n block diagram pin name description a 22 to a 0 address input ce 1 chip enable (low active) ce2 chip enable (high active)... |
Description |
Products psuedo-SRAM complying to COSMORAM standards
|
File Size |
919.24K /
52 Page |
View
it Online |
Download Datasheet
|
|
|
 |
PMC-Sierra, Inc.
|
Part No. |
PM7380-PI
|
OCR Text |
... 9.4 receive hdlc processor / partial packet buffer...43 9.4.1 hdlc processor .....................................................44 9.4.2 partial packet buffer processor ..................44 9.5 receive dma controller ................ |
Description |
FRAME ENGINE AND DATA LINK MANAGER 32P672 32 CHANNEL(S), 8.192M bps, SERIAL COMM CONTROLLER, PBGA329
|
File Size |
2,584.28K /
332 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|