| |
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
72V235L20PF
|
| OCR Text |
...mpty and almost-full flags with default settings ? ? ? ? ? half-full flag capability ? ? ? ? ? output enable puts output data bus in high-im...on every clock when wen is asserted. the output port is controlled by another clock pin (rclk) and... |
| Description |
2K X 18 OTHER FIFO, 12 ns, PQFP64
|
| File Size |
286.50K /
25 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
WINBOND ELECTRONICS CORP
|
| Part No. |
W83194R-37
|
| OCR Text |
.../ cpu_stop# 17 i/o if mode = 1 (default), then this pin is a sdram clock buffered output of the crystal. if mode = 0, then this pin is cpu_s...on selects either cpu(sdsel = 1) or agp(sd_sel = 0) frequencies for sdram clock outputs. 24mhz/ *mod... |
| Description |
100 MHZ AGP CLOCK FOR VIA CHIPSET
|
| File Size |
267.50K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
ATMEL CORP
|
| Part No. |
AT17LV256-10CJ AT17LV256-10CL
|
| OCR Text |
...utomatically reset. this is the default setting for the device. since almost all fp gas use reset low and oe high, this document will describe reset /oe. note: 1. the ceo feature is not available on the at17lv65 device. 4. pin description... |
| Description |
256K X 1 CONFIGURATION MEMORY, DSO8
|
| File Size |
271.78K /
29 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
