|
|
 |
Integrated Device Technology, Inc.
|
Part No. |
IDT72T51546 IDT72T51556
|
OCR Text |
.... the user has full flexibility configuring queues within the device, being able to program the total number of queues between 1 and 32, the individual queue depths being independent of each other. the programmable flag positions are also u... |
Description |
2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
|
File Size |
634.73K /
64 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Device Technology, Inc.
|
Part No. |
IDT72T51333 IDT72T51353 IDT72T51343
|
OCR Text |
.... the user has full flexibility configuring queues within the device, being able to program the total number of queues between 1 and 8, the individual queue depths being independent of each other. the programmable flag positions are also us... |
Description |
2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits
|
File Size |
539.63K /
55 Page |
View
it Online |
Download Datasheet
|
|
|
 |

ICST[Integrated Circuit Systems] Integrated Device Technology, Inc.
|
Part No. |
ICS94209 ICS94209YF-T AV94209F-T
|
OCR Text |
...ons, changing output frequency, configuring output strength, configuring output to output skew, changing spread spectrum amount, changing group divider ratio and dis/ enabling individual clocks. This device also has ICS propriety 'Watchdog ... |
Description |
Programmable frequency generator and integrated buffer for Pentium III processor Single Chip; PIII, SIS 630S, 3 DIMM with I2C Programmability Programmable Frequency Generator & Integrated Buffers for Pentium III Processor 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 0.300 INCH, SSOP-48 PROC SPECIFIC CLOCK GENERATOR, PDSO48 0.300 INCH, MO-118, SSOP-48
|
File Size |
215.23K /
19 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Xilinx
|
Part No. |
XC18V02
|
OCR Text |
... output pin to provide data for configuring an FPGA in serial mode.
44-pin VQFP
40
44-pin PLCC
2
20-pin SOIC & PLCC
1
D1
6 5
D2
2 1
D0-D7 are the output pins to provide parallel data for configuring a Xilinx FPGA ... |
Description |
C,SERIAL EEPROM,NOR FLASH,CMOS,TQFP,44PIN,PLASTIC
|
File Size |
198.68K /
23 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Siemens
|
Part No. |
S7-300 S7300
|
OCR Text |
... component-based automation : configuring systems with simatic imap description of the engineering software imap manual programming with step 7 v5.3 programming with step 7 manual simatic communication basics, services, networ... |
Description |
CPU 31xC and CPU 31x
|
File Size |
1,964.08K /
244 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Agilent (Hewlett-Packard)
|
Part No. |
H8/536
|
OCR Text |
..." emulation features. chapter 4 configuring the emulator. you can configure the emulator to adapt it to your specific development needs. this chapter describes the options available when configuring the emulator and how to save and resto... |
Description |
PC Interface Emulator
|
File Size |
459.83K /
108 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|