| |
|
 |
Fujitsu
|
| Part No. |
MB8504S064CE-100L MB8504S064CE-100
|
| OCR Text |
...on 4 M x 16 Bit SDRAMs with SPD s DESCRIPTION
The Fujitsu MB8504S064CE is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (S...O I I I I I I I I Function Address Input Bank Address Row Address Strobe Column Address Strobe Write... |
| Description |
4 M x 64 BIT SYNCHRONOUS DYNAMIC RAM SO-DIMM
|
| File Size |
192.12K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
79RC32332
|
| OCR Text |
... Baud rate support up to 1.5 Mb/s Memory & Peripheral Controller - 6 banks, up to 8MB per bank - Supports 8-,16-, and 32-bit interfaces - S...O timing protocols
Block Diagram
EJTAG In-Circuit Emulator Interface RISCore 32300 Enhanced MI... |
| Description |
Integrated Communications Processor
|
| File Size |
396.62K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
79RC32333
|
| OCR Text |
... Baud rate support up to 1.5 Mb/s Memory & Peripheral Controller - 6 banks, up to 8MB per bank - Supports 8-,16-, and 32-bit interfaces - S...O timing protocols
Block Diagram
EJTAG In-Circuit Emulator Interface RISCore 32300 Enhanced MI... |
| Description |
Integrated Communications Processor
|
| File Size |
390.48K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
79RC32334
|
| OCR Text |
... Baud rate support up to 1.5 Mb/s - Modem control signals available on one channel Memory & Peripheral Controller - 6 banks, up to 64MB per...O timing protocols
Block Diagram
EJTAG In-Circuit Emulator Interface RISCore32300 RC5000 Enhan... |
| Description |
Integrated Communications Processor
|
| File Size |
506.06K /
30 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS83841
|
| OCR Text |
...
ron
Sw
Sw
DA19 DB19
S
S
SW
PIN ASSIGNMENT
1 A B C D E F G H J K
DB17 DA18 DB18 DA19 DB19 DA0 DB0 DA1 DB1 DA2
2
DA...o)
-1.25V 0.1V
This circuit is used for test purposes only, not intended for application use.... |
| Description |
20Bit DDR SDRAM 2:1 MUX (P)
|
| File Size |
122.41K /
7 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
ICS
|
| Part No. |
ICS9179-12 ICS9179YF-12-T ICS9179YM-12-T ICS9179YM-12LF-T
|
| OCR Text |
...ks are use to drive Dynamic RAM's and are low skew copies of the CPU Clocks. The voltage swing of the OUTPUTs output is controlled by the supply voltage that is applied to VDD of the device, operates at 3.3 volts. I2C The SDATA and SCLOCK I... |
| Description |
9179 SERIES, LOW SKEW CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 ROHS COMPLIANT, SOIC-28
9179 SERIES, LOW SKEW CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 SOIC-28
9179 SERIES, LOW SKEW CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 SSOP-28
From old datasheet system
Clock Buffer
|
| File Size |
220.61K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
SiS
|
| Part No. |
SIS748 748
|
| OCR Text |
SiS Newest AMD K7 Solution
~ With FSB400 and DDR400 ~ ~ With FSB400 and DDR400 ~
Silicon Integrated Systems Corp. Integrated Product Div...O Family - Comparison Chart
1GB/s
South Bridge
961
961B
962
533MB/s
963 1GB/s O O... |
| Description |
North Bridge Chipset
From old datasheet system
|
| File Size |
3,448.65K /
38 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
