| |
|
 |
Integrated Device Techn...
|
| Part No. |
9DML0441
|
| OCR Text |
...c ie family. they su pport pcie gen1-4 common clocked (cc), separate reference no spread (srns), and separate reference independent spread...2:4 3.3v pcie clock mux 2 august 27, 2018 9dml0441 / 9dml0451 datasheet pin configuration power man... |
| Description |
2:4 3.3V PCIe Clock Mux
|
| File Size |
227.48K /
10 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Pulse A Technitrol Comp...
|
| Part No. |
PA1312AHL PA1313AHL PA1314AHL
|
| OCR Text |
... the maximum limit is used. gen1.5 coupled inductors (pa131xahl) enables higher efficiency compared to the gen1.0 coupled inductors (p...2 per phase (adc) magnetizing inductance per phase 3 nh min, 0adc dcr/phase 4 (m w ) l1 ... |
| Description |
Power Beads
|
| File Size |
609.30K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
List of Unclassifed Man...
|
| Part No. |
S5517 S5517AG2NR
|
| OCR Text |
...dr3 channel a pcie gen2 x16 peg gen1/gen2/gen3 slot 1066/1333 fan control headers heceta socket h2 lga1155 atx4p fdi link x4 dmi pch cougar...2.0 x2 + rj45 intel 82579l rear usb 2.0 x2 + rj45 pcie hs1-4 peg gen1/gen2 x8 slot pcie gen2 x4 us... |
| Description |
SINGLE-SOCKET EMBEDDED PLATFORM
|
| File Size |
694.88K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9FGL08
|
| OCR Text |
...commended application 3.3v pcie gen1-2-3 clock generator output features ? 8 ? 100 mhz low-power hcsl (lp-hcsl) dif pairs ? 9fgl0841 default z out = 100 ? ? 9fgl0851 default z out = 85 ? ? 9fgl08p1 factory programmable defaults ? 1 - 3.3v... |
| Description |
control input polarity
|
| File Size |
398.99K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9FGL02
|
| OCR Text |
...commended application 3.3v pcie gen1-2-3 clock generator output features ? 2 ? 100 mhz low-power hcsl (lp-hcsl) dif pairs ? 9fgl0241 default z out = 100 ? ? 9fgl0251 default z out = 85 ? ? 9fgl02p1 factory programmable defaults ? 1 - 3.3v... |
| Description |
control input polarity
|
| File Size |
347.42K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9FGL04
|
| OCR Text |
...commended application 3.3v pcie gen1-2-3 clock generator output features ? 4 ? 100 mhz low-power hcsl (lp-hcsl) dif pairs ? 9fgl0441 default z out = 100 ? ? 9fgl0451 default z out = 85 ? ? 9fgl04p1 factory programmable defaults ? 1 - 3.3v... |
| Description |
control input polarity
|
| File Size |
285.17K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9FGL06
|
| OCR Text |
...commended application 3.3v pcie gen1-2-3 clock generator output features ? 6 ? 100 mhz low-power hcsl (lp-hcsl) dif pairs ? 9fgl0641 default z out = 100 ? ? 9fgl0651 default z out = 85 ? ? 9fgl06p1 factory programmable defaults ? 1 - 3.3v... |
| Description |
control input polarity
|
| File Size |
322.60K /
19 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
