| |
|
 |
CIRRUS[Cirrus Logic]
|
| Part No. |
CRD5381
|
| OCR Text |
..... 5 1.2.1 CS8421 Output System clocking ......................................................................... 5 1.2.2 Serial Audio Output Port Options and Selection of Data Resolution and Dither ... 5 1.2.3 clocking ...................... |
| Description |
Audio A/D Converter w/ Asynchronous Decimation Filter Reference Design
|
| File Size |
939.87K /
24 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CY7C64013-16LKXCT
|
| OCR Text |
...memory precision, programmable clocking ? crystal-less oscillator with support for an external crystal or resonator ? internal 5.0% 6, 12, or 24 mhz main oscillator ? internal low speed oscillator at 32 khz for watchdog and sleep.the fre... |
| Description |
8-BIT, FLASH, 24 MHz, MICROCONTROLLER, QCC16
|
| File Size |
394.04K /
33 Page |
View
it Online |
Download Datasheet |
| |
|
|
XILINX INC
|
| Part No. |
XC2C64-5PCG44C XC2C64-5VQG100C
|
| OCR Text |
...uct term generation - flexible clocking modes optional dualedge triggered registers - global signal options with macrocell control multiple global clocks with phase selection per macrocell multiple global output enables global set/res... |
| Description |
FLASH PLD, 5 ns, PQCC44
FLASH PLD, 5 ns, PQFP100
|
| File Size |
275.89K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
XILINX INC
|
| Part No. |
XC2C64-4VQG100C
|
| OCR Text |
...uct term generation - flexible clocking modes optional dualedge triggered registers - global signal options with macrocell control multiple global clocks with phase selection per macrocell multiple global output enables global set/res... |
| Description |
FLASH PLD, 4 ns, PQFP100
|
| File Size |
105.15K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
XILINX[Xilinx, Inc]
|
| Part No. |
DS092
|
| OCR Text |
...duct term generation - Flexible clocking modes * Optional DualEDGE triggered registers - Global signal options with macrocell control * Multiple global clocks with phase selection per macrocell * Multiple global output enables * Global set/... |
| Description |
XC2C64 CoolRunner-II CPLD
|
| File Size |
72.51K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEL CORP
|
| Part No. |
GD16555B/155-IG GD16555B/622-IG
|
| OCR Text |
...22 mhz clock output for counter clocking. clock output is selectable in four phases: 0 ,90 , 180 ,or270 . 155 mhz or 622 mhz reference clock input (package bonding option). single supply operation: -5.2 v low power dissipati... |
| Description |
MUX/DEMUX, CQFP68
|
| File Size |
211.49K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
