|
|
 |
quicklogic
|
Part No. |
QL5030 QL5030_DS
|
OCR Text |
...erence Design with Driver Code (win 95/98/win 2000/NT4.0) Available PCI v2.2 Compliant Supports Type 0 Configuration Cycles 3.3V, 5V Tolerant PCI Signaling Supports Universal PCI Adapter Designs 3.3V CMOS in 144-pin TQFP Supports Endian Con... |
Description |
33 MHz/32-bit PCI Target with Embedded Programmable Logic
and Dual Port SRAM From old datasheet system
|
File Size |
194.50K /
18 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ST Microelectronics STMICROELECTRONICS[STMicroelectronics]
|
Part No. |
TDA7342
|
OCR Text |
...ero Crossing Threshold (note 1) win = 11 win = 10 win = 01 win = 00 AMUTE VDC Mute Attenuation DC Step 0dB to Mute 80 20 40 80 160 100 0 3 mV mV mV mV dB mV
SOFT MUTE
AMUTE TDON TDOFF VTHSM RINT VSMH VSML Mute Attenuation ON Delay Time ... |
Description |
DIGITALLY CONTROLLED AUDIO PROCESSOR
|
File Size |
96.27K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Siemens
|
Part No. |
S7-200
|
OCR Text |
...r CPU 221 Software STEP 7-Micro/win 32 (V 3) Training Model on Mounting Rail PC/PPI Cable S7-200 Documentation One Hour Primer incl. Exercise Diskette Screw driver
w
w
w
.D
t a
S a
e h
t e
U 4
.c
m o
Quan... |
Description |
Contents
|
File Size |
5,350.95K /
53 Page |
View
it Online |
Download Datasheet
|
|
|
 |
PHILIPS[Philips Semiconductors]
|
Part No. |
SZA1000H SZA1000
|
OCR Text |
...art, programmable window shift (win_SHIFT; control register address 42) and a loop filter with two separate programmable settings. The PLL output reference clock is the RRC signal (pin 25; see Table 34). The frequency of this signal is roun... |
Description |
QIC digital equalizer
|
File Size |
164.79K /
32 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|