|
|
|
Infineon
|
Part No. |
V23814-K1306-M130 M130 V23814-K1306-MXXX V23815-K1306-MXXX
|
OCR Text |
... -0.5 V to VCC+0.5 V LVDS Input differential Voltage (|VID|)(2) .............................. 2.0 V Operating Case Temperature (TCASE)(3) ....LVCMOS inputs. 2. |VID|=|(input voltage of non-inverted input minus input voltage of inverted input)... |
Description |
1.25 Gbit/s Rx Receiver 1.25 Gbit/s Tx Transmitter From old datasheet system Parallel Optical Link: PAROLI Tx AC
|
File Size |
142.85K /
9 Page |
View
it Online |
Download Datasheet |
|
|
|
Infineon
|
Part No. |
V23815-K1306-M230 V23814-K1306-M230 M230
|
OCR Text |
...er supply (3.3 V) * Low voltage differential signal electrical interface (LVDS) * 22 electrical data + 1 clock channels * Synchronous, DC-co...LVCMOS inputs. 2. |VID|=|(input voltage of non-inverted input minus input voltage of inverted input)... |
Description |
Parallel Optical Link: PAROLI Rx DC/DEMUX-DEC Parallel Optical Link: PAROLI Tx DC/MUX-ENC From old datasheet system
|
File Size |
177.89K /
12 Page |
View
it Online |
Download Datasheet |
|
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
ICS83023AM
|
OCR Text |
...e ics83023 is a dual, 1-to-1 differential- to-lvcmos fanout buffer and a member of the hiperclocks? family of high perfor- mance clock solutions from ics. the ics83023 has 2 differential clock input pairs. f eatures ? 2 lvcmos / lvttl ... |
Description |
83026 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
|
File Size |
121.86K /
10 Page |
View
it Online |
Download Datasheet |
|
|
|
|
Part No. |
BU90LV049
|
OCR Text |
...ion (driver output) |v od1 | differential output voltage sl= gnd , r l = 100 (figure 4) d out- d out+ 250 350 450 mv |v od2 | d...lvcmos output dc specifica tion (receiver outputs) v oh1 output high voltage i oh = ?8 ma, v i... |
Description |
DUAL LINE TRANSCEIVER, PDSO16
|
File Size |
766.33K /
15 Page |
View
it Online |
Download Datasheet |
|
|
|
ONSEMI[ON Semiconductor]
|
Part No. |
NB4N855S NB4N855SMR4 NB4N855SMR4G
|
OCR Text |
...eature is ideal for translating differential or single-ended data or clock signals to 350 mV typical LVDS output levels. The device is offer...LVCMOS, LVTTL, LVDS LVPECL, CML, LVCMOS, LVTTL, LVDS LVPEL, CML, LVDS LVCMOS, LVTTL LVPECL, CML, LVD... |
Description |
3.3 V, 1.5 Gb/s Dual AnyLevelTM to LVDS Receiver/Driver/Buffer/ Translator
|
File Size |
130.78K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|