| |
|
 |
CYPRESS[Cypress Semiconductor]
Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1350G-250BGI CY7C1350G CY7C1350G-100AXC CY7C1350G-100AXI CY7C1350G-100BGC CY7C1350G-100BGI CY7C1350G-133AXC CY7C1350G-133AXI CY7C1350G-133BGC CY7C1350G-133BGI CY7C1350G-166AXC CY7C1350G-166AXI CY7C1350G-166BGC CY7C1350G-166BGI CY7C1350G-200AXC CY7C1350G-200AXI CY7C1350G-200BGC CY7C1350G-200BGI CY7C1350G-225AXC CY7C1350G-225AXI CY7C1350G-225BGC CY7C1350G-225BGI CY7C1350G-250AXC CY7C1350G-250AXI CY7C1350G-250BGC
|
| OCR Text |
...Synchronous self-timed writes * asynchronous output enable (OE) * Lead-Free 100 TQFP and 119 BGA packages * Burst Capability--linear or inte...page 2 of 15
PRELIMINARY
Pin Configuration (continued)
119-Ball Bump BGA
1 A B C D E F G H J K... |
| Description |
4-Mbit (128K x 36) Pipelined SRAM with NoBL(TM) Architecture
Mechanism, 2-inch wide, compact, Easy Load and platen detect
Mechanism, 2-inch wide, Hi-speed, compact Easy Load
Parallel Mini Interface Board with cutter controller for 6x8MCL35x
Mechanism, ELM w/low profile cutter (full or partial cut)
Mechanism, 2-inch wide, Hi-speed, compact, rear feed and platen detect 128K X 36 ZBT SRAM, 2.6 ns, PQFP100
Mechanism, 2-inch wide, compact Easy Load, 3V logic 128K X 36 ZBT SRAM, 2.6 ns, PBGA119
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture 128K X 36 ZBT SRAM, 4 ns, PBGA119
|
| File Size |
295.74K /
15 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor Corp.
CYPRESS[Cypress Semiconductor]
|
| Part No. |
CY7C1223F-133AC CY7C1223F
|
| OCR Text |
...Synchronous self-timed writes * asynchronous Output Enable * JEDEC-standard 100-pin TQFP package and pinout * "ZZ" Sleep Mode option
Func...page 2 of 15
CY7C1223F
Pin Configurations
100-pin TQFP Top View
VDDQ VSSQ NC NC DQB DQB VSSQ... |
| Description |
2-Mb (128K x 18) Pipelined DCD Sync SRAM
|
| File Size |
325.58K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS[Cypress Semiconductor]
|
| Part No. |
CY7C1219F-133AC CY7C1219F
|
| OCR Text |
...Synchronous self-timed writes * asynchronous Output Enable * JEDEC-standard 100-pin TQFP package and pinout * "ZZ" Sleep Mode option
Func...page 2 of 15
CY7C1219F
Pin Configurations
100-pin TQFP Top View
DQPc DQc DQc VDDQ VSSQ DQc D... |
| Description |
1-Mb (32K x 36) Pipelined DCD Sync SRAM
1-Mbit (32K x 36) Pipelined DCD Sync SRAM
|
| File Size |
330.29K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CYD09S72V CYD18S72V
|
| OCR Text |
...ng, jtag for boundary scan, and asynchronous master reset (mrst ). the cyd18s72v device have lim ited features. please see ?address counter and mask register operations [17] ? on page 6? for details. seamless migration to next-generation du... |
| Description |
FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM(FLEx72 3.3V 64K/128K/256K x 72同步双端口RAM)
|
| File Size |
656.74K /
25 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
