| |
|
 |
List of Unclassifed Manufacturers
ETC[ETC]
|
| Part No. |
OZ6812 OZ6812B OZ6812T
|
| OCR Text |
...PCI bus signals AD[31:0]. A Bus transaction consists of an address phase followed by one or more data phases. Pin Number LQFP BGA 3-5, 7-11, 15D4, B1, C2-1, 17, 19, 23-26, D2, E4, D1, E3, 38-41, 43, 45F3, F1, F2, G1, 47, 49, 51-57 H2-3, J1,... |
| Description |
ACPI CardBus Controller
|
| File Size |
102.03K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
VIA Technologies
|
| Part No. |
VT86C926
|
| OCR Text |
...ed on the same pci pins. a bus transaction consists of an address phase followed by one or more data phases. the address phase is the clock cycle in which frame# is asserted. write data is stable and valid when irdyb is asserted and read... |
| Description |
AMAZON PCI ETHERNET CONTROLLER
|
| File Size |
98.07K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
89HPES4T4ZABC 89HPES4T4ZABCG
|
| OCR Text |
...s phy logical layer mux / demux transaction layer data link layer (port 0) (port 2) serdes phy logical layer mux / demux transaction layer data link layer serdes phy logical layer mux / demux transaction layer data link layer (port 3) (port... |
| Description |
4-Lane 4-Port PCI Express Switch
|
| File Size |
236.52K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
89HPES8T5AZABC 89HPES8T5AZABCG
|
| OCR Text |
...s phy logical layer mux / demux transaction layer data link layer (port 0) (port 2) serdes phy logical layer mux / demux transaction layer data link layer serdes phy logical layer mux / demux transaction layer data link layer (port 3) (port... |
| Description |
8-Lane 5-Port PCI Express Switch
|
| File Size |
262.60K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
Winbond Electronics
|
| Part No. |
W6694 W6694CD
|
| OCR Text |
... ........ 13 7.1.3 bulk - out transaction (endpoint 1) ................................ ................................ .............. 13 7.1.4 bulk - in transaction (endpoint 2) ................................ ......................... |
| Description |
PASSIVE USB-ISDN S/T-CONTROLLER
S/T Controller with USB interface
|
| File Size |
460.83K /
33 Page |
View
it Online |
Download Datasheet |
| |
|
|
QuickLogic
|
| Part No. |
QL5432-33APQ208C QL5432-33APQ208I QL5432-33APB456I QL5432-33APB456C
|
| OCR Text |
...mmand to be used for the master transaction. this signal must remain unchanged throughout the period when mst_burst_req is active. pci commands considered as reads include interrupt acknowledge, i/o read, memory read, configuration read, ... |
| Description |
33MHz/32-bit PCI master/target with embedded programmable logic and dual port SRAM.
ASIC
|
| File Size |
376.33K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
