Part Number Hot Search : 
OP470 337M0 7106CPL TC74VH MBRF20 4HCT0 TC74VCX TMXW3
Product Description
Full Text Search
  differential lvcmos-to-lvcmos Datasheet PDF File

For differential lvcmos-to-lvcmos Found Datasheets File :: 3366    Search Time::1.75ms    
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |   

    INTERSIL[Intersil Corporation]
Part No. ISL5727 ISL5727IN ISL5727EVAL1 INTERSILCORP-ISL5727IN
OCR Text ...n Integral Linearity Error, INL differential Linearity Error, DNL Offset Error, IOS Offset Drift Coefficient Full Scale Gain Error, FSE A...LVCMOS levels. The internal register is updated on the rising edge of the clock. To minimize reflect...
Description Dual 10-bit, 3.3V, 260 MSPS, high speed D/A converter. Clock speed 260 MHz.
   Dual 10-bit, 3.3V, 260 MSPS, High Speed D/A Converter

File Size 661.56K  /  13 Page

View it Online

Download Datasheet





    MPC9230

http://
MOTOROLA[Motorola, Inc]
Part No. MPC9230
OCR Text ... to 800 MHz1 and the support of differential PECL output signals the device meets the needs of the most demanding clock applications. Featur...LVCMOS compatible control inputs On-chip crystal oscillator for reference frequency generation Alter...
Description 800 MHz Low Voltage PECL Clock Synthesizer
800 MHz Low Voltage PECL Clock Synthesizer

File Size 292.31K  /  16 Page

View it Online

Download Datasheet

    HY5DU56822BT-D43 HY5DU56822BT-D4_D43 HY5DU56422BT-D4_D43 HY5DU56422BT-D4 HY5DU56822BT-D HY5DU56822BT-D4/D43 HY5DU56422BT

Hynix Semiconductor
http://
Part No. HY5DU56822BT-D43 HY5DU56822BT-D4_D43 HY5DU56422BT-D4_D43 HY5DU56422BT-D4 HY5DU56822BT-D HY5DU56822BT-D4/D43 HY5DU56422BT-D4/D43 HY5DU56422BT-H HY5DU56422BT-M HY5DU56422BT-K
OCR Text ...ble with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transacti...LVCMOS LOW level after Vdd is applied. Chip Select : Enables or disables all inputs except CK, /CK, ...
Description DDR SDRAM - 256Mb
256M-P DDR SDRAM
IC,SDRAM,DDR,4X8MX8,CMOS,TSSOP,66PIN,PLASTIC

File Size 214.36K  /  32 Page

View it Online

Download Datasheet

    Maxim
Part No. MAX9211 MAX9213 MAX9215 MAX9209
OCR Text ..._, TxCLK OUT_) Short to GND and differential Short .......................Continuous Continuous Power Dissipation (TA = +70C) 48-Pin TSSOP (...LVCMOS Channel 0 Data Inputs. Internally pulled down to GND. Digital Supply Voltage Ground 5V Tolera...
Description Programmable DC-Balance 21-Bit Serializers

File Size 412.04K  /  19 Page

View it Online

Download Datasheet

    TDA9910 TDA9910HW_6 TDA9910HW_8 TDA9910HW/6/C1 TDA9910HW/8/C1

PHILIPS[Philips Semiconductors]
Part No. TDA9910 TDA9910HW_6 TDA9910HW_8 TDA9910HW/6/C1 TDA9910HW/8/C1
OCR Text ... VCLK, VCLKN input voltage for differential clock drive IO Tstg Tamb Tj [1] [2] output current storage temperature ambient temperature junction temperature The supply voltages VCCA and VCCD may have any value between -0.5 V and +7.0...
Description TDA9910; 12-bit, up to 80 Msps, Analog-to-Digital Converter (ADC) direct/ultra high IF sampling
12-bit, up to 80 Msample/s, Analog-to-Digital Converter (ADC) direct/ultra high IF sampling

File Size 123.87K  /  21 Page

View it Online

Download Datasheet

    HY5DU281622ET HY5DU28162 HY5DU281622ET-4 HY5DU281622ET-30 HY5DU281622ET-36 HY5DU281622ET-33 HY5DU281622ET-5 HY5DU281622E

HYNIX[Hynix Semiconductor]
Part No. HY5DU281622ET HY5DU28162 HY5DU281622ET-4 HY5DU281622ET-30 HY5DU281622ET-36 HY5DU281622ET-33 HY5DU281622ET-5 HY5DU281622ET-25 HY5DU281622ET-26 HY5DU281622ET-28
OCR Text ...II, with 0.65mm pin pitch Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transacti...LVCMOS LOW level after Vdd is applied. Chip Select : Enables or disables all inputs except CK, /CK, ...
Description 128M(8Mx16) GDDR SDRAM

File Size 364.19K  /  34 Page

View it Online

Download Datasheet

    HYNIX
Part No. HY5DU56162 HY5DU561622CT
OCR Text ...ble with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transacti...LVCMOS LOW level after Vdd is applied. Chip Select : Enables or disables all inputs except CK, /CK, ...
Description 256M-P DDR SDRAM

File Size 372.02K  /  35 Page

View it Online

Download Datasheet

For differential lvcmos-to-lvcmos Found Datasheets File :: 3366    Search Time::1.75ms    
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of differential lvcmos-to-lvcmos

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
1.7852449417114