|
|
![](images/bg04.gif) |
INTERSIL[Intersil Corporation]
|
Part No. |
ISL5727 ISL5727IN ISL5727EVAL1 INTERSILCORP-ISL5727IN
|
OCR Text |
...n Integral Linearity Error, INL differential Linearity Error, DNL Offset Error, IOS Offset Drift Coefficient Full Scale Gain Error, FSE
A...LVCMOS levels. The internal register is updated on the rising edge of the clock. To minimize reflect... |
Description |
Dual 10-bit, 3.3V, 260 MSPS, high speed D/A converter. Clock speed 260 MHz. Dual 10-bit, 3.3V, 260 MSPS, High Speed D/A Converter
|
File Size |
661.56K /
13 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
![HY5DU56822BT-D43 HY5DU56822BT-D4_D43 HY5DU56422BT-D4_D43 HY5DU56422BT-D4 HY5DU56822BT-D HY5DU56822BT-D4/D43 HY5DU56422BT](Maker_logo/hynix_semiconductor.GIF)
Hynix Semiconductor http://
|
Part No. |
HY5DU56822BT-D43 HY5DU56822BT-D4_D43 HY5DU56422BT-D4_D43 HY5DU56422BT-D4 HY5DU56822BT-D HY5DU56822BT-D4/D43 HY5DU56422BT-D4/D43 HY5DU56422BT-H HY5DU56422BT-M HY5DU56422BT-K
|
OCR Text |
...ble with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transacti...LVCMOS LOW level after Vdd is applied. Chip Select : Enables or disables all inputs except CK, /CK, ... |
Description |
DDR SDRAM - 256Mb 256M-P DDR SDRAM IC,SDRAM,DDR,4X8MX8,CMOS,TSSOP,66PIN,PLASTIC
|
File Size |
214.36K /
32 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Maxim
|
Part No. |
MAX9211 MAX9213 MAX9215 MAX9209
|
OCR Text |
..._, TxCLK OUT_) Short to GND and differential Short .......................Continuous Continuous Power Dissipation (TA = +70C) 48-Pin TSSOP (...LVCMOS Channel 0 Data Inputs. Internally pulled down to GND. Digital Supply Voltage Ground 5V Tolera... |
Description |
Programmable DC-Balance 21-Bit Serializers
|
File Size |
412.04K /
19 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
HYNIX
|
Part No. |
HY5DU56162 HY5DU561622CT
|
OCR Text |
...ble with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transacti...LVCMOS LOW level after Vdd is applied. Chip Select : Enables or disables all inputs except CK, /CK, ... |
Description |
256M-P DDR SDRAM
|
File Size |
372.02K /
35 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|