| |
|
 |
pmc
|
| Part No. |
1990553
|
| OCR Text |
...ed for easier decode. Added APS cell routing back in.
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers' Internal U...packet counting is based on CLP of EOM. Updated references to other documents (ATLAS, UL3, I.610). C... |
| Description |
From old datasheet system
|
| File Size |
2,240.84K /
432 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Applied Micro Circuits Corp.
|
| Part No. |
CS1202
|
| OCR Text |
...cessing when configured for atm cell processing, the s1202 transmit atm processor will perform all necessary cell encapsulation including ...packet over sonet application multi channel hdlc processor ip router switching/ routing logic channe... |
| Description |
STS-12 ATM/DS3 SONET MAPPER
|
| File Size |
59.42K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
79RC32T355150DHG 79RC32T355133DHG
|
| OCR Text |
...s hec generation and checking ? cell processing discards short cells and clips long cells ? 16 cells worth of buffering ? utopia modes: 8 ce...packet without cpu intervention on up to eight simulta- neously active receive channels ? frame mod... |
| Description |
32-BIT, 150 MHz, RISC PROCESSOR, PQFP208
32-BIT, 133 MHz, RISC PROCESSOR, PQFP208
|
| File Size |
592.01K /
47 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
79RC32351
|
| OCR Text |
...s HEC generation and checking - cell processing discards short cells and clips long cells - 16 cells worth of buffering - UTOPIA modes: 8 ce...packet without CPU intervention on up to eight simultaneously active receive channels - Frame Mode t... |
| Description |
Integrated Communications Processor
|
| File Size |
545.24K /
42 Page |
View
it Online |
Download Datasheet |
| |
|
|
AGERE[Agere Systems]
|
| Part No. |
ORT8850L ORT8850 ORT8850H
|
| OCR Text |
...data recovery (CDR) in standard-cell logic, along with up to 600K usable FPGA system gates. The CDR circuitry is a macrocell available from ...packet-over-SONET (POS) interfaces, and framers for HDLC for Internet protocol (IP), designers can b... |
| Description |
Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
|
| File Size |
959.67K /
112 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
79RC32T355133DH
|
| OCR Text |
...s HEC generation and checking - cell processing discards short cells and clips long cells - 16 cells worth of buffering - UTOPIA modes: 8 ce...packet without CPU intervention on up to eight simultaneously active receive channels - Frame Mode t... |
| Description |
Communications Processor
|
| File Size |
597.42K /
48 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
