| |
|
 |
IDT
|
| Part No. |
IDT71V67802
|
| OCR Text |
...ected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of...Linear / Interleaved Burst Order Sleep Mode Data Input / Output Core Power, I/O Power Ground Input I... |
| Description |
256K X 36, 512K X 18 3.3V Synchronous SRAMs 2.5V I/O, Burst Counter Pipelined Outputs, Single Cycle Deselect
|
| File Size |
512.42K /
23 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1214F CY7C1214F-100AC
|
| OCR Text |
...n deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the first clock of a Read cycle when emerging ...linear burst sequence. When tied to VDD or left floating selects interleaved burst sequence. This is... |
| Description |
1-Mb (32K x 32) Flow-Through Sync SRAM
|
| File Size |
286.23K /
15 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
