|
|
 |
Intersil
|
Part No. |
HSP48901
|
OCR Text |
bit wide data and coefficients. it can be configured as a one dimensional (1-d) 9-tap filter for a variety of signal processing applicatio...synchronous with the rising edge of this clock signal. din1(7-0) 1-8 i pixel data input bus #1. thes... |
Description |
ImAge Filter, 3x3, 30MHz, 1D and 2D Correlation/Convolution
|
File Size |
115.93K /
9 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ST Microelectronics
|
Part No. |
ETC5067N/C ETC5067D/C ETC5067D/C013TR
|
OCR Text |
...ing edge bclk r /clksel i 9 the bit clock which shifts data into d r after the fs r leading edge. may vary from 64khz to 2.048mhz. alterna...synchronous mode and bclk x is used for both transmit and receive directions (see table 1). this in... |
Description |
SERIAL INTERFACE CODEC/FILTER WITH RECEIVE POWER AMPLIFIER
|
File Size |
1,686.19K /
18 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress Semiconductor Corp.
|
Part No. |
CY7C1346H-166AXI CY7C1346H-166AXC
|
OCR Text |
... peripheral circuitry and a two-bit counter for internal burst operation. all synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (clk). the synchronous inputs include all addresses, all data input... |
Description |
2-Mbit (64K x 36) Pipelined Sync SRAM
|
File Size |
684.87K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Fairchild Semiconductor Corporation
|
Part No. |
ML4902
|
OCR Text |
...ected via an internal 2 chord 4-bit dac. in the upper range, the output can be set between 2.1v and 3.5v in 100mv steps. in the lower range...synchronous n-channel buck topology for maximum power conversion efficiency n fixed frequency operat... |
Description |
High Current Synchronous Buck Controller For DC/DC conversion(用于DC/DC变换的大电流同步补偿控制器(5V.8V.5V变换
|
File Size |
281.41K /
12 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|