|
|
 |
Mitsubishi Electric Corporation
|
Part No. |
MH32D72KLH-10
|
OCR Text |
...-9 - SSTL_2 Interf ace - Module 1bank Conf igration - Burst Ty pe - sequential/interleav e(programmable) - Commands entered on each positiv e CLK edge
184pin
92pin
APPLICATION
Main memory unit for PC, PC server, Server, W S.
MI... |
Description |
2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
|
File Size |
398.60K /
40 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Mitsubishi Electric Corporation
|
Part No. |
MH32D72KLH-75
|
OCR Text |
...-9 - SSTL_2 Interf ace - Module 1bank Conf igration - Burst Ty pe - sequential/interleav e(programmable) - Commands entered on each positiv e CLK edge
184pin
92pin
APPLICATION
Main memory unit for PC, PC server, Server, W S.
MI... |
Description |
2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
|
File Size |
391.75K /
39 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Mitsubishi Electric Corporation
|
Part No. |
MH8S64FFC-10 MH8S64FFC-10L
|
OCR Text |
...28 256 Bytes SDRAM A0-A11 A0-A8 1bank x64 0 LVTTL 10ns 8ns
Non-PARITY
SPD DATA(hex) 80 08 04 0C 09 01 40 00 01 A0 80 00 80 10 00 01 8F 04 06 01 01 00 0E F0 80 00 00 1E 14 1E 3C
Cycle time for CL=3 SDRAM Access from Clock tAC for CL=3... |
Description |
536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
|
File Size |
602.66K /
55 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Mitsubishi Electric Corporation
|
Part No. |
MH8S64QFC-10 MH8S64QFC-10L MH8S64QFC-7L MH8S64QFC-8
|
OCR Text |
...28 256 Bytes SDRAM A0-A11 A0-A8 1bank x64 0 LVTTL 10ns
-7,8 -10
SPD DATA(hex) 80 08 04 0C 09 01 40 00 01 A0 60 80 00 80 10 00 01 8F 04 06 01 01 00 0E A0 D0 F0 60 70 80 00 00 14 1E 14 14 1E 32 3C
Cycle time for CL=3 SDRAM Access from ... |
Description |
536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
|
File Size |
607.53K /
55 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Mitsubishi Electric Corporation
|
Part No. |
MH32D64KQH-75 MH32D64KQH-10
|
OCR Text |
...0-9 - sstl_2 interface - module 1bank configration
mh32d64kqh-75,-10 2,147,483,648 -bit (33,554,432-word by 64-bit) double data rate synchronous dram module mit-ds-0417-0.2 17 .may.2001 preliminary spec. some contents are subject to cha... |
Description |
2,147,483,648-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
|
File Size |
386.58K /
40 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Mitsubishi Electric Corporation
|
Part No. |
MH8S64BBKD-10L
|
OCR Text |
...# module banks on this assembly 1bank 01 6 data width of this assembly... x64 40 7 ... data width continuation 0 00 8 voltage interface standard of this assembly lvttl 01 9 sdram cycletime at max. supported cas latency (cl). a0 cycle time f... |
Description |
536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
|
File Size |
607.61K /
55 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|