|
|
|
Integrated Silicon Solution, Inc.
|
Part No. |
IS61DDB41M36-250M3 IS61DDB42M18-250M3
|
OCR Text |
...dq27 ? dq35 11p, 11m, 11l, 11k, 11j, 11f, 11e, 11c, 11b 10p, 11n, 10m, 10k, 10j, 11g, 10e, 11d, 10c 3b, 3d, 3e, 3f, 3g, 3k, 3l, 3n, 3p 2b, 3c, 2d, 2f, 2g, 3j, 2l, 3m, 2n 1m x 36 dq pins dq0 ? dq8 dq9 ? dq17 11p, 10m, 11l, 11k, 10j, 11f, 11e... |
Description |
36 Mb (1M x 36 & 2M x 18) DDR-II (Burst of 4) CIO Synchronous SRAMs
|
File Size |
453.63K /
26 Page |
View
it Online |
Download Datasheet |
|
|
|
Integrated Silicon Solution, Inc.
|
Part No. |
IS61DDB21M36-250M3 IS61DDB22M18-250M3
|
OCR Text |
...6 dq27?dq35 11p, 11m, 11l, 11k, 11j, 11f, 11e, 11c, 11b 10p, 11n, 10m, 10k, 10j, 11g, 10e, 11d, 10c 3b, 3d, 3e, 3f, 3g, 3k, 3l, 3n, 3p 2b, 3c, 2d, 2f, 2g, 3j, 2l, 3m, 2n 1m x 36 dq pins dq0?dq8 dq9?dq17 11p, 10m, 11l, 11k, 10j, 11f, 11e, 10... |
Description |
36 Mb (1M x 36 & 2M x 18) DDR-II (Burst of 2) CIO Synchronous SRAMs 36 Mb (1M x 36 & 2M x 18) DDR-II (Burst of 2) CIO Synchronous SRAMs
|
File Size |
414.47K /
25 Page |
View
it Online |
Download Datasheet |
|
|
|
Mimo
|
Part No. |
RT2800
|
OCR Text |
...11i 802.11e 802.11d 802.11h 802.11j whql cisco ccx wi-fi certi?cation: 802.11a/b/g, 802.11n, wpa, wpa2, wmm, wmm-ps 11b: 1, 2, 5.5, 11mbps 11g: 6, 9 , 1 2, 2 4 , 36, 48, 54mbps 11n (20mhz): mcs0-15, 32 with short guard interval support (up... |
Description |
MIMO Wireless Chipset
|
File Size |
409.04K /
2 Page |
View
it Online |
Download Datasheet |
|
|
|
天津新技术产业园区管理委员会
|
Part No. |
IS61DDB41M36-250M3 IS61DDB21M36-250M3 IS61DDB21M36-275M3
|
OCR Text |
...6 dq27?dq35 11p, 11m, 11l, 11k, 11j, 11f, 11e, 11c, 11b 10p, 11n, 10m, 10k, 10j, 11g, 10e, 11d, 10c 3b, 3d, 3e, 3f, 3g, 3k, 3l, 3n, 3p 2b, 3c, 2d, 2f, 2g, 3j, 2l, 3m, 2n 1m x 36 dq pins dq0?dq8 dq9?dq17 11p, 10m, 11l, 11k, 10j, 11f, 11e, 10... |
Description |
|
File Size |
576.32K /
25 Page |
View
it Online |
Download Datasheet |
|
|
|
Samsung semiconductor
|
Part No. |
K7I163684B K7I161884B
|
OCR Text |
...,11e,2f,3f 11f,2g,3g,11g,3j,10j,11j,3k,10k,11k,2l,3l,11l 3m,10m,11m,2n,3n,11n,3p,10p,11p data inputs outputs r/w 4a read, write control pin, read active when high ld 8a synchronous load pin, bus cycle sequence is to be defined when low bw... |
Description |
512Kx36 & 1Mx18 DDRII CIO b4 SRAM
|
File Size |
417.62K /
18 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|