## Features

- Excellent single-event peak power handling of 51 dBm LTE
- Exceptional linearity performance across all frequencies
- Input IP3: 70 dBm
- Input IP2: 105 dBm
- Extended operating temperature of $+105^{\circ} \mathrm{C}$
- $1.8 \mathrm{~V} / 3.3 \mathrm{~V}$ TTL compatible control
- High ESD performance of 4.5 kV HBM on RF pins to ground
- Packaging - 16 -lead $3 \times 3 \times 0.75 \mathrm{~mm}$ QFN


## Applications

- 4G/4.5G wireless infrastructures
- Pre-5G/5G massive MIMO systems
- TDD-based RF transceivers

Figure 1•PE42823 Functional Diagram


## Product Description

The PE42823 is a HaRP ${ }^{\text {TM }}$ technology-enhanced $50 \Omega$ SPDT RF protection switch designed for use in high power and high performance wireless infrastructure applications such as macrocells supporting frequencies up to 6 GHz .
This switch features high linearity, which remains invariant across the full supply range. The PE42823 also features exceptional isolation, fast switching time and is offered in a 16 -lead $3 \times 3 \times 0.75 \mathrm{~mm}$ QFN package. In addition, no external blocking capacitors are required if 0 VDC is present on the RF ports.
The PE42823 is manufactured on Peregrine's UltraCMOS ${ }^{\circledR}$ process, a patented advanced form of silicon-oninsulator (SOI) technology.
Peregrine's HaRP technology enhancements deliver high linearity and excellent harmonics performance. It is an innovative feature of the UltraCMOS process, offering the performance of GaAs with the economy and integration of conventional CMOS.

## Absolute Maximum Ratings

Exceeding absolute maximum ratings listed in Table 1 may cause permanent damage. Operation should be restricted to the limits in Table 2. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

## ESD Precautions

When handling this UltraCMOS device, observe the same precautions as with any other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 1.

## Latch-up Immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.
Table 1•Absolute Maximum Ratings for PE42823

| Parameter | Condition | Min | Tур | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage |  | -0.3 |  | 5.5 | V |
| Voltage on CTRL input |  | -0.3 |  | 3.6 | V |
| Voltage on LS input |  | -0.3 |  | 3.6 | V |
| Storage temperature range |  | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Input power, avg: $700-1800 \mathrm{MHz}$ | Tx mode, 10-second duration, 8dB PAR LTE signal No power applied to offterminated port. No hot switching. |  |  | 43 | dBm |
| $1801-3800 \mathrm{MHz}$ |  |  |  | 42.5 | dBm |
| $3801-6000 \mathrm{MHz}$ |  |  |  | 42 | dBm |
| ESD voltage HBM: <br> RF pins to GND | Human body model (MIL-STD 883 Method 3015). |  |  | 4500 | V |
| All pins |  |  |  | 4000 | V |
| ESD voltage CDM, all pins | Charged device model (JEDEC JESD22-C101). |  |  | 1250 | V |

## Recommended Operating Conditions

Table 2 lists the recommending operating conditions for the PE42823. Devices should not be operated outside the recommended operating conditions listed below.

Table 2•Recommended Operating Conditions for PE42823

| Parameter | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Power supply voltage | 2.3 |  | 5.5 | V |
| Power supply current |  | 120 | 200 | $\mu \mathrm{~A}$ |
| Control voltage high | 1.17 |  | 3.6 | V |
| Control voltage low | -0.3 |  | 0.6 | V |
| Control current |  |  | 10 | $\mu \mathrm{~A}$ |
| Operating temperature range | -40 | +25 | +105 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Specifications

Table 3 provides the PE42823 key electrical specifications @ $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.3-5.5 \mathrm{~V}$, unless otherwise specified.

Table 3•PE42823 Electrical Specifications

| Parameter | Path | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operational frequency |  |  | 700 |  | 6000 | MHz |
| Insertion loss | ANT-RX | $\begin{gathered} 700 \mathrm{MHz} \\ 2100 \mathrm{MHz} \\ 2700 \mathrm{MHz} \\ 3800 \mathrm{MHz} \\ 6000 \mathrm{MHz} \end{gathered}$ |  | $\begin{aligned} & 0.39 \\ & 0.51 \\ & 0.55 \\ & 0.68 \\ & 1.28 \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.60 \\ & 0.70 \\ & 0.85 \\ & 1.80 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | ANT-TX | $\begin{gathered} 700 \mathrm{MHz} \\ 2100 \mathrm{MHz} \\ 2700 \mathrm{MHz} \\ 3800 \mathrm{MHz} \\ 6000 \mathrm{MHz} \end{gathered}$ |  | $\begin{aligned} & 0.25 \\ & 0.33 \\ & 0.36 \\ & 0.41 \\ & 0.53 \end{aligned}$ | $\begin{aligned} & 0.35 \\ & 0.45 \\ & 0.50 \\ & 0.60 \\ & 0.80 \end{aligned}$ | dB <br> dB <br> dB <br> dB <br> dB |
| Isolation | ANT-RX | $\begin{gathered} 700 \mathrm{MHz} \\ 2100 \mathrm{MHz} \\ 2700 \mathrm{MHz} \\ 3800 \mathrm{MHz} \\ 6000 \mathrm{MHz} \end{gathered}$ | $\begin{aligned} & 58 \\ & 46 \\ & 42 \\ & 37 \\ & 30 \end{aligned}$ | $\begin{aligned} & 59 \\ & 47 \\ & 43 \\ & 38 \\ & 31 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB |
|  | ANT-TX | $\begin{gathered} 700 \mathrm{MHz} \\ 2100 \mathrm{MHz} \\ 2700 \mathrm{MHz} \\ 3800 \mathrm{MHz} \\ 6000 \mathrm{MHz} \end{gathered}$ | $\begin{aligned} & 47 \\ & 36 \\ & 33 \\ & 28 \\ & 22 \end{aligned}$ | $\begin{aligned} & 48 \\ & 37 \\ & 34 \\ & 29 \\ & 23 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB |
| Return loss | ANT-RX | $\begin{gathered} \hline 700-2700 \mathrm{MHz} \\ 2701-3800 \mathrm{MHz} \\ 3800-6000 \mathrm{MHz} \end{gathered}$ |  | $\begin{aligned} & 24 \\ & 17 \\ & 12 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | ANT-TX | $\begin{gathered} 700-2700 \mathrm{MHz} \\ 2701-3800 \mathrm{MHz} \\ 3800-6000 \mathrm{MHz} \end{gathered}$ |  | $\begin{aligned} & 26 \\ & 26 \\ & 28 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Input 1dB compression | ANT-TX | $\begin{gathered} 700-3800 \mathrm{MHz} \\ 3801-6000 \mathrm{MHz} \end{gathered}$ |  | $\begin{aligned} & 46 \\ & 43 \end{aligned}$ |  | dBm dBm |
| Input IP3 | ANT-RX |  |  | 70 |  | dBm |
| Input IP2 | ANT-RX |  |  | 105 |  | dBm |
| Max RF input power | Tx mode | Continuous Wave, $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ |  |  | 38.5 | dBm |
|  | Rx mode | Continuous Wave, $40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ |  |  | 33 | dBm |
| Settling time |  | $50 \%$ CTRL to 0.05 dB final value $\left(-40^{\circ} \mathrm{C}\right.$ to $+105^{\circ} \mathrm{C}$ ) Rising Edge |  | 2 |  | $\mu \mathrm{s}$ |
| Settling time |  | $50 \%$ CTRL to 0.05 dB final value $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+105^{\circ} \mathrm{C}\right)$ Falling Edge |  | 0.58 |  | $\mu \mathrm{s}$ |
| Switching time | ANT-RX | $50 \%$ CTRL to $90 \%$ or 10\% of final value |  | 0.84 |  | $\mu \mathrm{s}$ |
|  | ANT-TX | $50 \%$ CTRL to $90 \%$ or $10 \%$ of final value |  | 0.62 |  | $\mu \mathrm{s}$ |

## Control Logic

Table 4 provides the control logic truth table for the PE42823.

Table 4 • Truth Table for PE42823

| CTRL | ANT-TX | ANT-RX |
| :---: | :---: | :---: |
| 0 | OFF | ON |
| 1 | ON | OFF |

## Pin Information

This section provides pinout information for the PE42823. Figure 2 shows the pin map of this device for the available package. Table 5 provides a description for each pin.

Figure $2 \cdot$ Pin Configuration (Top View)


Table 5 • Pin Descriptions for PE42823

| Pin No. | Pin <br> Name | Description |
| :---: | :---: | :--- |
| $1,3,4,5,6$, <br> $8,9,10,12$, <br> 13 | GND | Ground. |
| 2 | TX | TX RF port. |
| 7 | ANT | ANT RF port. |
| 11 | RX | RX RF port. |
| 14 | CTRL | Digital control logic input. |
| 15 | NC | NC |
| 16 | VDD | Positive power supply voltage. |

Note: * RF pins 2, 7 and 11 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.

Figure $3 \cdot$ Insertion Loss vs Temp (RF1)


Figure 4 • Insertion Loss vs VDD (RF1)


Figure 5 - Insertion Loss vs Temp (RF2)


Figure 6 • Insertion Loss vs VDD (RF2)


Figure 7•RFC Port Return Loss vs Temp (RF1)


Figure $8 \cdot$ RFC Port Return Loss vs Temp (RF2)


Figure 9 • Isolation vs Temp (RF1-RF2, RF1 Active)


Figure 10 • Isolation vs Temp (RF2-RF1, RF2 Active)

Figure 11 •Isolation vs Temp (RFC-RF1, RF2 Active)



## Evaluation Board

Figure 12 • Evaluation Kit Layout for PE42823


## Packaging Information

This section provides packaging data including the moisture sensitivity level, package drawing, package marking and tape-and-reel information.

## Moisture Sensitivity Level

The moisture sensitivity level rating for the PE42823 in the 16 -lead $3 \times 3 \times 0.75 \mathrm{~mm}$ QFN package is MSL1.

## Package Drawing

Figure $13 \cdot$ Package Mechanical Drawing for 16-lead $3 \times 3 \times 0.75 \mathrm{~mm}$ QFN


## Top-Marking Specification

Figure 14 • Package Marking Specifications for PE42823


$$
\begin{aligned}
\bullet & =\text { Pin } 1 \text { indicator } \\
\text { YY } & =\text { Last two digits of assembly year } \\
W W & =\text { Assembly work week } \\
\text { ZZZZZZ } & =\text { Assembly lot code (maximum six characters) }
\end{aligned}
$$

Tape and Reel Specification
Figure 15 - Tape and Reel Specifications for 16-lead $3 \times 3 \times 0.75 \mathrm{~mm}$ QFN


Notes:

| A0 | 3.30 |
| :---: | :---: |
| B0 | 3.30 |
| K0 | 1.10 |
| D0 | $1.50+0.1 /-0.0$ |
| D1 | 1.5 min |
| E | $1.75 \pm 0.10$ |
| F | $5.50 \pm 0.05$ |
| P0 | 4.00 |
| P1 | 8.00 |
| P2 | $2.00 \pm 0.05$ |
| T | $0.30 \pm 0.05$ |
| W0 | $12.00 \pm 0.3$ |

1. 10 Sprocket hole pitch cumulative tolerance $\pm 0.2$
2. Camber in compliance with EIA 481
3. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole

| THIRD ANGLE PROJECTION | UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN MILLIMETERS |
| :---: | :---: |
|  | DECIMAL ANGULAR <br> $\times \times \times \pm 0.1$ $\pm 1$ <br> $\times . \times x \pm 0.05$  <br> $\times \times x \times \pm 0.030$  |
|  | INTERPRET DIM AND TOL PER ASME Y14.5 - 1994 |



## Ordering Information

Table 6 lists the available ordering codes for the PE42823 as well as available shipping methods.

## Table 6•Order Codes for PE42823

| Order Codes | Description | Packaging | Shipping Method |
| :--- | :---: | :---: | :---: |
| PE42823A-X | PE42823 SPDT RF switch | 16 -lead $3 \times 3 \times 0.75 \mathrm{~mm}$ QFN | $500 \mathrm{units} /$ T\&R |
| EK42823-01 | PE42823 Evaluation kit | Evaluation kit | $1 / B o x$ |

## Document Categories

## Advance Information

The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

## Preliminary Specification

The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

## Product Specification

The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

## Sales Contact

For additional information, contact Sales at sales@psemi.com.

## Disclaimers

The information in this document is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk. No patent rights or licenses to any circuits described in this document are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

## Patent Statement

Peregrine products are protected under one or more of the following U.S. patents: patents.psemi.com

## Copyright and Trademark

©2015-2017, Peregrine Semiconductor Corporation. All rights reserved. The Peregrine name, logo, UTSi and UltraCMOS are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.

