



Sample &

Buv



Tools &



ISO7730, ISO7731

SLLSES0B-SEPTEMBER 2016-REVISED OCTOBER 2016

ISO773x High Speed, Robust EMC Reinforced Triple-Channel Digital Isolators

Features 1

- Signaling Rate: Up to 100 Mbps
- Wide Supply Range: 2.25 V to 5.5 V
- 2.25-V to 5.5-V Level Translation
- Default Output High and Low Options
- Wide Temperature Range: -55°C to +125°C
- Low Power Consumption, Typical 1.5 mA per Channel at 1 Mbps
- Low Propagation Delay: 11 ns Typical (5-V Supplies)
- High CMTI: ±100 kV/µs Typical
- Robust Electromagnetic Compatibility (EMC)
- System-Level ESD, EFT, and Surge Immunity
- Low Emissions
- Isolation Barrier Life: >40 Years
- Wide-SOIC (DW-16) and QSOP (DBQ-16) Package Options
- Safety and Regulatory Approvals:
 - Reinforced Insulation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
 - 5000 V_{RMS} (DW) and 2500 V_{RMS} (DBQ) Isolation Rating per UL 1577
 - CSA Component Acceptance Notice 5A, IEC 60950-1, IEC 60601-1 and IEC 61010-1 End **Equipment Standards**
 - CQC Certification per GB4943.1-2011
 - TUV Certification according to EN 60950-1 and EN 61010-1
 - VDE, UL, and TUV Certifications for DW Package Complete; All Other Certifications are Planned

2 Applications

Industrial Automation, Motor Control, Power Supplies, Solar Inverters, Medical Equipment, Hybrid Electric Vehicles

3 Description

The ISO773x devices are high-performance, triplechannel digital isolators with 5000 V_{RMS} (DW package) and 2500 V_{RMS} (DBQ package) isolation ratings per UL 1577.

This family of devices has reinforced insulation ratings according to VDE, CSA, TUV and CQC.

The ISO773x family of devices provides high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by a silicon dioxide (SiO₂) insulation barrier. This device comes with enable pins which can be used to put the respective outputs in high impedance for multi-master driving applications and to reduce power consumption. The ISO7730 device has all three channels in the same direction and the ISO7731 device has two forward and one reverse-direction channel. If the input power or signal is lost, the default output is high for devices without suffix F and low for devices with suffix F. See the Device Functional Modes section for further details.


Used in conjunction with isolated power supplies, this device helps prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. and Through innovative chip design layout techniques, electromagnetic compatibility of the ISO773x device has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO773x family of devices is available in 16-pin wide-SOIC and QSOP packages.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7730	SOIC (DW)	10.30 mm × 7.50 mm
ISO7731	SSOP (DBQ)	4.90 mm × 3.90 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated

V_{CCI} and GNDI are supply and ground connections, respectively, for the input channels.

V_{CCO} and GNDO are supply and ground connections, respectively, for the output channels.



STRUMENTS

XAS

Table of Contents

1		ures 1
2	Арр	lications 1
3	Des	cription 1
4	Revi	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Power Ratings5
	6.6	Insulation Specifications5
	6.7	Regulatory Information6
	6.8	Safety Limiting Values 6
	6.9	Electrical Characteristics—5-V Supply7
	6.10	Supply Current Characteristics—5-V Supply7
	6.11	Electrical Characteristics—3.3-V Supply
	6.12	Supply Current Characteristics—3.3-V Supply 8
	6.13	
	6.14	
	6.15	••••••••••••••••••••••••••••••••••••••
	6.16	g
	6.17	g
	6.18	Safety and Insulation Characteristics Curves 12

	6.19	Typical Characteristics	13
7	Para	meter Measurement Information	15
8	Deta	iled Description	17
	8.1	Overview	17
	8.2	Functional Block Diagram	17
	8.3	Feature Description	18
	8.4	Device Functional Modes	19
9	App	lication and Implementation	20
	9.1	Application Information	20
	9.2	Typical Application	20
10	Pow	er Supply Recommendations	23
11	Lay	out	24
	11.1	Layout Guidelines	24
	11.2	Layout Example	24
12	Dev	ice and Documentation Support	
	12.1	Documentation Support	
	12.2		
	12.3	Receiving Notification of Documentation Updates	25
	12.4	Community Resources	25
	12.5	Trademarks	25
	12.6	Electrostatic Discharge Caution	25
	12.7	Glossary	25
13	Mec	hanical, Packaging, and Orderable	
		mation	26

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2016) to Revision B

Changes from Original (September 2016) to Revision A


Page


Page

•	Changed V _{I(HYS)} MIN value From: 0.1 × V _{CC0} To: 0.1 × V _{CC1} in <i>Electrical Characteristics</i> —5-V Supply	. 7
	Changed $V_{I(HYS)}$ MIN value From: 0.1 × V_{CCO} To: 0.1 × V_{CCI} in <i>Electrical Characteristics</i> —3.3-V <i>Supply</i>	
•	Changed V _{I(HYS)} MIN value From: 0.1 × V _{CC0} To: 0.1 × V _{CC1} in <i>Electrical Characteristics</i> —2.5-V Supply	. 9
•	Changed CMTI MIN value From: 35 To: 40 in <i>Electrical Characteristics</i> -3.3-V Supply	. 9
•	Changed PWD MAX value From: 4.7 To: 4.9 in Switching Characteristics—5-V Supply	10
•	Changed t _{sk(o)} MAX value From: 3.5 To: 4 in <i>Switching Characteristics</i> —5-V <i>Supply</i>	10
•	Changed t _{DO} MAX value From: 9 To: 0.3 in <i>Switching Characteristics</i> —5-V <i>Supply</i>	10
•	Changed t _{DO} MAX value From: 9 To: 0.3 in <i>Switching Characteristics</i> —3.3-V <i>Supply</i>	11
•	Changed t _{DO} MAX value From: 9 To: 0.3 in <i>Switching Characteristics</i> —2.5-V Supply	11
•	Added Note B to Figure 15	16



5 Pin Configuration and Functions





Pin Functions

PIN					
NAME	NO.		I/O	DESCRIPTION	
NAME	ISO7730	IS07731			
V _{CC1}	1	1	—	Power supply, V _{CC1}	
V _{CC2}	16	16	—	Power supply, V _{CC2}	
INA	3	3	I	Input, channel A	
INB	4	4	Ι	Input, channel B	
INC	5	12	I	Input, channel C	
OUTA	14	14	0	Output, channel A	
OUTB	13	13	0	Output, channel B	
OUTC	12	5	0	Output, channel C	
EN1	_	7	I	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.	
EN2	10	10	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.	
NC	6, 7, 11	6, 11	_	Not connected	
GND1	2, 8	2, 8	_	Ground connection for V _{CC1}	
GND2	9, 15	9, 15	—	Ground connection for V _{CC2}	

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
V_{CC1}, V_{CC2}	Supply voltage ⁽²⁾	-0.5	6	V
V	Voltage at INx, OUTx, ENx	-0.5	$V_{CCX} + 0.5^{(3)}$	V
I _O	Output current	-15	15	mA
TJ	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

(3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±6000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage		2.25		5.5	V
V _{CC(UVLO+)}	UVLO threshold when supply	voltage is rising		2	2.25	V
V _{CC(UVLO-)}	UVLO threshold when supply	voltage is falling	1.7	1.8		V
V _{HYS(UVLO)}	Supply voltage UVLO hystere	sis	100	200		mV
		$V_{CCO}^{(1)} = 5 V$	-4			
I _{OH}	High-level output current	V _{CCO} = 3.3 V	-2			mA
		V _{CCO} = 2.5 V	-1			
		$V_{CCO} = 5 V$			4	
I _{OL}	Low-level output current	V _{CCO} = 3.3 V			2	mA
		V _{CCO} = 2.5 V			1	
V _{IH}	High-level input voltage	· · ·	$0.7 \times V_{CCI}$ ⁽¹⁾		V _{CCI}	V
V _{IL}	Low-level input voltage		0		$0.3 \times V_{CCI}$	V
DR	Data rate		0		100	Mbps
T _A	Ambient temperature		-55	25	125	°C

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} .

6.4 Thermal Information

			ISO773x		
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	DBQ (QSOP)	UNIT	
		16 Pins	16 Pins		
$R_{ ext{ heta}JA}$	Junction-to-ambient thermal resistance	81.4	109.0	°C/W	
R _{0JC(top)}	Junction-to-case(top) thermal resistance	44.9	46.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	45.9	60.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	28.1	35.9	°C/W	
Ψјв	Junction-to-board characterization parameter	45.5	60.0	°C/W	
R _{0JC(bottom)}	Junction-to-case(bottom) thermal resistance	n/a	n/a	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

ISO7730, ISO7731

SLLSES0B-SEPTEMBER 2016-REVISED OCTOBER 2016

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
ISO7730				
P _D	Maximum power dissipation		150	mW
P _{D1}	Maximum power dissipation by side-1	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, \text{ input a}$ 50 MHz 50% duty cycle square wave	25	mW
P _{D2}	Maximum power dissipation by side-2		125	mW
ISO7731				
PD	Maximum power dissipation		150	mW
P _{D1}	Maximum power dissipation by side-1	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, \text{ input a}$ 50 MHz 50% duty cycle square wave	50	mW
P _{D2}	Maximum power dissipation by side-2		100	mW

6.6 Insulation Specifications

	0.0.0.00		SPECIFICATION		LINUT
	PARAMETER	TEST CONDITIONS	DW-16	DBQ-16	UNIT
CLR	External clearance (1)	Shortest terminal-to-terminal distance through air	>8	>3.7	mm
CPG	External creepage (1)	Shortest terminal-to-terminal distance across the package surface	>8	>3.7	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>21	>21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	>600	V
	Material group	According to IEC 60664-1	I	I	
		Rated mains voltage ≤ 150 V _{RMS}	I–IV	I–IV	
		Rated mains voltage $\leq 300 \text{ V}_{\text{RMS}}$	I–IV	I–III	
	Overvoltage category per IEC 60664-1	Rated mains voltage $\leq 600 \text{ V}_{\text{RMS}}$	I–IV	n/a	
		Rated mains voltage ≤ 1000 V _{RMS}	I–III	n/a	
DIN V VDI	E V 0884-10 (VDE V 0884-10):2006-12 ⁽²⁾				
VIORM	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	566	V _{PK}
		AC voltage; Time dependent dielectric breakdown (TDDB) Test	1000	400	V _{RMS}
V _{IOWM}	Maximum isolation working voltage	DC Voltage	1414	566	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$ t = 60 s (qualification), t = 1 s (100% production)	8000	3600	V _{PK}
V _{IOSM}	Maximum surge isolation voltage (3)	Test method per IEC 60065, 1.2/50 μs waveform, V_{TEST} = 1.6 x V_{IOSM} (qualification)	8000	4000	V _{PK}
		Method a, After Input/Output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤5	≤5	
q _{pd}	Apparent charge ⁽⁴⁾	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60 s; V_{pd(m)} = 1.6 \times V_{IORM}, t_m = 10 s$	≤5	≤5	рС
		Method b1; At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}, t_{ini} = 1 s; V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1 s$	≤5	≤5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	$V_{IO} = 0.4 \text{ x} \sin (2\pi ft), f = 1 \text{ MHz}$	~0.7	~0.7	pF
		V _{IO} = 500 V, T _A = 25°C	>10 ¹²	>10 ¹²	
R _{IO}	Isolation resistance ⁽⁵⁾	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le \text{T}_{A} \le 125^{\circ}\text{C}$	>1011	>1011	Ω
		V _{IO} = 500 V at T _S = 150°C	>109	>10 ⁹	1
	Pollution degree		2	2	
UL 1577					
V _{ISO}	Withstanding isolation voltage	$ \begin{array}{l} V_{\text{TEST}} = V_{\text{ISO}} \ , \ t = 60 \ s \ (qualification), \\ V_{\text{TEST}} = 1.2 \ x \ V_{\text{ISO}} \ , \ t = 1 \ s \ (100\% \ production) \end{array} $	5000	2500	V _{RMS}

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care (1) should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by (2) means of suitable protective circuits.

Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier. (3)

(4)

Apparent charge is electrical discharge caused by a partial discharge (pd). All pins on each side of the barrier tied together creating a two-terminal device. (5)

SLLSES0B-SEPTEMBER 2016-REVISED OCTOBER 2016



www.ti.com

6.7 Regulatory Information

DW package devices certified according to VDE, UL, and TUV; All other certifications are planned.

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	Plan to certify according to CSA Component Acceptance Notice 5A, IEC 60950-1, IEC 61010-1, and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Plan to certify according to GB 4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A11 :2009/A1:2010/A12:2011/A2 :2013
Maximum transient isolation voltage, 8000 V _{PK} (DW-16) and 3600 V _{PK} (DBQ-16); Maximum repetitive peak isolation voltage, 1414 V _{PK} (DW-16) and 566 V _{PK} (DBQ-16); Maximum surge isolation voltage, 8000 V _{PK} (DW-16) and 4000 V _{PK} (DBQ-16)	Reinforced insulation per CSA 61010-1-12 and IEC 61010-1 3rd Ed., 600 V_{RMS} (DW-16) maximum working voltage; Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed., 800 V_{RMS} (DW-16) and 370 V_{RMS} (DBQ-16) max working voltage (pollution degree 2, material group I); DW-16: 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V_{RMS} (354 V_{PK}) max working voltage	DW-16: Single protection, 5000 V _{RMS} ; DBQ-16: Single protection, 2500 V _{RMS}	DW-16: Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 400 V _{RMS} maximum working voltage; DBQ-16: Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} maximum working voltage	5000 V _{RMS} Reinforced insulation per EN 61010- 1:2010 (3rd Ed) up to working voltage of 600 V _{RMS} (DW package) 5000 V _{RMS} Reinforced insulation per EN 60950- 1:2006/A11:2009/A1:2010/A 12:2011/A2:2013 up to working voltage of 800 V _{RMS} (DW package)
Certificate number: 40040142	Certification Planned	File number: E181974	Certification Planned	Client ID number: 77311

6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DW-	16 PACKAGE				·		
		$R_{\theta,JA}$ = 81.4 °C/W, V_I = 5.5 V, T_J = 150°C, T_A = 25°C, see Figure 1			279		
I _S	Safety input, output, or supply current	$R_{\theta,JA}$ = 81.4 °C/W, V_I = 3.6 V, T_J = 150°C, T_A = 25°C, see Figure 1			427	mA	
		$R_{\theta JA}$ = 81.4 °C/W, V_I = 2.75 V, T_J = 150°C, T_A = 25°C, see Figure 1			558		
P _S	Safety input, output, or total power	$R_{\theta JA} = 81.4 \text{ °C/W}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 3}$			1536	mW	
Τs	Maximum safety temperature				150	°C	
DBQ-16 PACKAGE							
		$R_{\theta JA}$ = 109.0°C/W, V_{I} = 5.5 V, T_{J} = 150°C, T_{A} = 25°C, see Figure 2			209		
I _S	Safety input, output, or supply current	$R_{\theta,JA}$ = 109.0 °C/W, V_I = 3.6 V, T_J = 150°C, T_A = 25°C, see Figure 2			319	mA	
		$R_{\theta,JA}$ = 109.0°C/W, V_{I} = 2.75 V, T_{J} = 150°C, T_{A} = 25°C, see Figure 2			417		
P _S	Safety input, output, or total power	$R_{\theta JA} = 109.0^{\circ}C/W$, $T_J = 150^{\circ}C$, $T_A = 25^{\circ}C$, see Figure 4			1147	mW	
Τs	Maximum safety temperature				150	°C	

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* is that of a device installed on a High-K test board for leaded surface mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance



6.9 Electrical Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -4 mA; see Figure 13	$V_{CCO}^{(1)} - 0.4$	4.8		V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA; see Figure 13		0.2	0.4	V
V _{IT+(IN)}	Rising input voltage threshold			0.6 x V _{CCI}	$0.7 \mathrm{~x~V}_{\mathrm{CCI}}$	V
V _{IT-(IN)}	Falling input voltage threshold		0.3 x V _{CCI}	$0.4 \mathrm{~x~V}_{\mathrm{CCI}}$		V
V _{I(HYS)}	Input threshold voltage hysteresis		$0.1 \times V_{CCI}$	$0.2 \ \mathrm{x} \ \mathrm{V}_{\mathrm{CCI}}$		V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx or ENx			10	μA
IIL	Low-level input current	V _{IL} = 0 V at INx or ENx	-10			μA
CMTI	Common-mode transient immunity	$V_{I} = V_{CCI} \text{ or } 0 \text{ V}, V_{CM} = 1200 \text{ V}; \text{ see Figure 16}$	40	100		kV/μs
CI	Input Capacitance ⁽²⁾	$V_{I} = V_{CC}/2 + 0.4 \times sin(2\pi ft), f = 1 \text{ MHz}, V_{CC} = 5 V$		2		pF

6.10 Supply Current Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURREN T	MIN	ТҮР	МАХ	UNIT	
ISO7730							
	EN2 = 0 V; V _I = V _{CC1} (ISO7730);		I _{CC1}		1	1.4	mA
Supply Current - Disable	$V_I = 0 V$ (ISO7730 with F suffix)		I _{CC2}		0.3	0.4	mA
Supply Culterit - Disable	EN2 = 0 V; V _I = 0 V (ISO7730);		I _{CC1}		4.3	6	mA
	$V_{I} = V_{CC1}$ (ISO7730 with F suffix)		I _{CC2}		0.3	0.4	mA
	$EN2 = V_{CC2}; V_I = V_{CC1}$ (ISO7730);	$EN2 = V_{CC2}; V_1 = V_{CC1}$ (ISO7730);			1	1.4	mA
Supply Current - DC signal	$V_I = 0 V$ (ISO7730 with F suffix)		I _{CC2}		1.6	2.5	mA
Supply Current - DO signal	EN2 = V _{CC2} ; V _I = 0 V (ISO7730);		I _{CC1}		4.3	6	mA
	$V_{I} = V_{CC1}$ (ISO7730 with F suffix)		I _{CC2}		1.8	2.7	mA
		1 Mbps	I _{CC1}		2.6	3.7	mA
		T WDPS	I _{CC2}		1.9	2.8	mA
Supply Current - AC signal	$EN2 = V_{CCI};$ All channels switching with square wave clock	10 Mbps	I _{CC1}		2.7	3.8	mA
Supply Current - AC signal	input; $C_L = 15 \text{ pF}$		I _{CC2}		3.3	4.5	mA
		100 Mbps	I _{CC1}		3.6	4.6	mA
			I _{CC2}		17.5	21	mA
ISO7731							
	EN1 = EN2 = 0 V; $V_I = V_{CCI}^{(1)}$ (ISO7731); $V_I = 0 V$ (ISO7731 with F suffix)		I _{CC1}		0.8	1.2	mA
Supply current - Disable			I _{CC2}		0.7	1	mA
Supply current - Disable	EN1 = EN2 = 0 V; V _I = 0 V (ISO7731);		I _{CC1}		3	4.3	mA
	$V_I = V_{CCI}$ (ISO7731 with F suffix)		I _{CC2}		1.8	2.6	mA
	$EN1 = EN2 = V_{CCI}; V_I = V_{CCI} (ISO7731);$		I _{CC1}		1.3	1.7	mA
Supply Current - DC signal	$V_{I} = 0 V (ISO7731 \text{ with F suffix})$		I _{CC2}		1.6	2.2	mA
Supply Current - DC signal	EN1 = EN2 = V _{CCI} ; V _I = 0 V (ISO7731);		I _{CC1}		3.5	5	mA
	$V_I = V_{CCI}$ (ISO7731 with F suffix)		I _{CC2}		2.8	4.1	mA
		1 Mbps	I _{CC1}		2.7	3.4	mA
		i wupa	I _{CC2}		2.3	3.3	mA
Supply Current - AC signal	$EN1 = EN2 = V_{CCI};$ All channels switching with square wave clock	10 Mbps	I _{CC1}		3	4	mA
Supply Current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$		I _{CC2}		3.3	4.4	mA
		100 Mbpc	I _{CC1}		8.5	11	mA
		100 Mbps	I _{CC2}		13.1	16	mA

(1) V_{CCI} = Input-side V_{CC}

6.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA}; \text{ see Figure 13}$	$V_{CCO}^{(1)} - 0.3$	3.2		V	
V _{OL}	Low-level output voltage	I _{OL} = 2 mA; see Figure 13		0.1	0.3	V	
V _{IT+(IN)}	Rising input voltage threshold			0.6 x V _{CCI}	0.7 x V _{CCI}	V	
V _{IT-(IN)}	Falling input voltage threshold		0.3 x V _{CCI}	0.4 x V _{CCI}		V	
V _{I(HYS)}	Input threshold voltage hysteresis		$0.1 \times V_{CCI}$	0.2 x V _{CCI}		V	
I _{IH}	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx			10	μA	
IIL	Low-level input current	V _{IL} = 0 V at INx or ENx	-10			μA	
CMTI	Common-mode transient immunity	$V_I = V_{CCI} \text{ or } 0 \text{ V}, V_{CM} = 1200 \text{ V}; \text{ see Figure 16}$	40	100		kV/μs	

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} .

6.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	ТҮР	МАХ	UNIT
ISO7730	•						
	EN2 = 0 V; V _I = V _{CC1} (ISO7730);		I _{CC1}		1	1.4	mA
Supply Current - Disable	$V_I = 0 V (ISO7730 \text{ with F suffix})$		I _{CC2}		0.3	0.4	mA
Supply Sullent Disable	EN2 = 0 V; V _I = 0 V (ISO7730);		I _{CC1}		4.3	6	mA
	$V_I = V_{CC1}$ (ISO7730 with F suffix)		I _{CC2}		0.3	0.4	mA
	$EN2 = V_{CC2}; V_1 = V_{CC1}$ (ISO7730);		I _{CC1}		1	1.4	mA
Supply Current - DC signal	V _I = 0 V (ISO7730 with F suffix)		I _{CC2}		1.6	2.5	mA
	$EN2 = V_{CC2}; V_1 = 0 V (ISO7730);$		I _{CC1}		4.3	6	mA
	$V_I = V_{CC1}$ (ISO7730 with F suffix)		I _{CC2}		1.8	2.7	mA
		1 Mbps	I _{CC1}		2.6	3.7	mA
Supply Current - AC signal			I _{CC2}		1.8	2.8	mA
	$EN2 = V_{CCI};$ All channels switching with square wave clock	10 Mbps	I _{CC1}		2.7	3.8	mA
Supply Sulfant 718 Signal	input; $C_L = 15 \text{ pF}$		I _{CC2}		2.8	3.9	mA
		100 Mbps	I _{CC1}		3.3	4.3	mA
			I _{CC2}		13	17	mA
ISO7731							
	$EN1 = EN2 = 0 V; V_1 = V_{CC1}^{(1)} (ISO7731);$		I _{CC1}		0.8	1.2	mA
Supply current - Disable	$V_I = 0 V (ISO7731 \text{ with F suffix})$		I _{CC2}		0.7	1	mA
Supply Surrow Blouble	EN1 = EN2 = 0 V; V _I = 0 V (ISO7731);		I _{CC1}		3	4.3	mA
	$V_I = V_{CCI}$ (ISO7731 with F suffix)		I _{CC2}		1.8	2.6	mA
	$EN1 = EN2 = V_{CCI}; V_I = V_{CCI} (ISO7731);$		I _{CC1}		1.3	1.7	mA
Supply Current - DC signal	$V_I = 0 V (ISO7731 \text{ with F suffix})$		I _{CC2}		1.6	2.2	mA
Supply Sulfant DO signal	$EN1 = EN2 = V_{CCI}; V_I = 0 V (ISO7731);$		I _{CC1}		3.5	5	mA
	$V_I = V_{CCI}$ (ISO7731 with F suffix)	- F	I _{CC2}		2.8	4.1	mA
		1 Mbps	I _{CC1}		2.4	3.4	mA
			I _{CC2}		2.2	3.3	mA
Supply Current - AC signal	$EN1 = EN2 = V_{CCI};$ All channels switching with square wave clock	10 Mbps	I _{CC1}		2.8	3.8	mA
Supply Sultent - AS Signal	input; $C_L = 15 \text{ pF}$	10 10005	I _{CC2}		2.9	4	mA
		100 Mbps	I _{CC1}		6.7	8.5	mA
			I _{CC2}		10	12.5	mA

(1) $V_{CCI} =$ Input-side V_{CC}



6.13 Electrical Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1 mA; see Figure 13	$V_{CCO}^{(1)} - 0.2$	2.45		V
V _{OL}	Low-level output voltage	I _{OL} = 1 mA; see Figure 13		0.05	0.2	V
V _{IT+(IN)}	Rising input voltage threshold			0.6 x V _{CCI}	$0.7 ext{ x V}_{\text{CCI}}$	V
V _{IT-(IN)}	Falling input voltage threshold		0.3 x V _{CCI}	0.4 x V _{CCI}		V
V _{I(HYS)}	Input threshold voltage hysteresis		$0.1 \times V_{CCI}$	$0.2 ext{ x V}_{\text{CCI}}$		V
I _{IH}	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx			10	μA
IIL	Low-level input current	V _{IL} = 0 V at INx or ENx	-10			μA
CMTI	Common-mode transient immunity	$V_{I} = V_{CCI} \text{ or } 0 \text{ V}, V_{CM} = 1200 \text{ V}; \text{ see Figure 16}$	40	100		kV/μs

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} .

6.14 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	TEST CONDITIONS		MIN	ТҮР	МАХ	UNIT
ISO7730			· · · · · ·				
	EN2 = 0 V; V _I = V _{CC1} (ISO7730);		I _{CC1}		1	1.4	mA
Supply current - Disable	V _I = 0 V (ISO7730 with F suffix)		I _{CC2}		0.3	0.4	mA
Supply suffering Discusio	EN2 = 0 V; V ₁ = 0 V (ISO7730);				4.3	6	mA
	$V_{I} = V_{CC1}$ (ISO7730 with F suffix)		I _{CC2}		0.3	0.4	mA
	$EN2 = V_{CC2}; V_1 = V_{CC1}$ (ISO7730);		I _{CC1}		1	1.4	mA
Supply Current - DC signal	V _I = 0 V (ISO7730 with F suffix)		I _{CC2}		1.6	2.5	mA
	$EN2 = V_{CC2}; V_1 = 0 V (ISO7730);$		I _{CC1}		4.3	6	mA
	$V_{I} = V_{CC1}$ (ISO7730 with F suffix)		I _{CC2}		1.8	2.7	mA
		1 Mbps	I _{CC1}		2.6	3.7	mA
Supply Current - AC signal			I _{CC2}		1.8	2.7	mA
	$EN2 = V_{CC2}$; All channels switching with square wave clock	10 Mbps	I _{CC1}		2.6	3.8	mA
Supply Surfair 718 Signal	input; $C_L = 15 \text{ pF}$	10 10000	I _{CC2}		2.5	3.6	mA
		100 Mbps	I _{CC1}		3.1	4.2	mA
			I _{CC2}		10.2	14	mA
IS07731							
	EN1 = EN2 = 0 V; V _I = V _{CCI} ⁽¹⁾ (ISO7731);	$EN1 = EN2 = 0 V; V_1 = V_{CC1}^{(1)} (ISO7731);$			0.8	1.2	mA
Supply surrent Dischle	$V_I = 0 V (ISO7731 \text{ with F suffix})$		I _{CC2}		0.7	1	mA
Supply current - Disable	EN1 = EN2 = 0 V; V ₁ = 0 V (ISO7731);	EN1 = EN2 = 0 V; V ₁ = 0 V (ISO7731);			3	4.3	mA
	$V_I = V_{CCI}$ (ISO7731 with F suffix)		I _{CC2}		1.8	2.6	mA
	$EN1 = EN2 = V_{CCI}; V_I = V_{CCI}$ (ISO7731);		I _{CC1}		1.3	1.7	mA
Supply Current DC signal	$V_1 = 0 V (ISO7731 \text{ with F suffix})$		I _{CC2}		1.6	2.2	mA
Supply Current - DC signal	EN1 = EN2 = V _{CCI} ; V _I = 0 V (ISO7731);		I _{CC1}		3.5	5	mA
	$V_{I} = V_{CCI}$ (ISO7731 with F suffix)		I _{CC2}		2.8	4.1	mA
		1 Mbpo	I _{CC1}		2.4	3.4	mA
		1 Mbps	I _{CC2}		2.2	3.2	mA
Quarte Quarte AQ ai	$EN1 = EN2 = V_{CCI};$	40 Mba	I _{CC1}		2.7	3.7	mA
Supply Current - AC signal	All channels switching with square wave clock input; $C_1 = 15 \text{ pF}$	10 Mbps	I _{CC2}		2.7	3.8	mA
		400.14	I _{CC1}		5.6	7	mA
		100 Mbps	I _{CC2}		8	10	mA

(1) V_{CCI} = Input-side V_{CC}

SLLSES0B-SEPTEMBER 2016-REVISED OCTOBER 2016

www.ti.com

NSTRUMENTS

EXAS

6.15 Switching Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	0 Eirung 40	6	11	16	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 13		0.6	4.9	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			4	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				4.5	ns
t _r	Output signal rise time	0 Eirung 40		1.3	3.9	ns
t _f	Output signal fall time	See Figure 13		1.4	3.9	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			8	20	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output			8	20	ns
	Enable propagation delay, high impedance-to-high output for ISO773x			7	20	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO773x with F suffix	See Figure 14		3	8.5	μS
	Enable propagation delay, high impedance-to-low output for ISO773x			3	8.5	μS
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO773x with F suffix			7	20	ns
t _{DO}	Default output delay time from input power loss	Measured from the time V_{CC} goes below 1.7 V. See Figure 15		0.1	0.3	μS
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		0.6		ns

(1) Also known as pulse skew.

(2) t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



6.16 Switching Characteristics—3.3-V Supply

V_{CC1} = V_{CC2} = 3.3 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	0	6	11	16	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 13		0.1	5	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			4.1	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				4.5	ns
t _r	Output signal rise time	See Figure 12		1.3	3	ns
t _f	Output signal fall time	See Figure 13		1.3	3	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			17	30	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output	_		17	30	ns
	Enable propagation delay, high impedance-to-high output for ISO773x			17	30	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO773x with F suffix	─ See Figure 14		3.2	8.5	μS
	Enable propagation delay, high impedance-to-low output for ISO773x			3.2	8.5	μS
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO773x with F suffix			17	30	ns
t _{DO}	Default output delay time from input power loss	Measured from the time V _{CC} goes 0.1 0.1 below 1.7 V. See Figure 15 0.1 <t< td=""><td>0.3</td><td>μS</td></t<>		0.3	μS	
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		0.6		ns

(1) Also known as Pulse Skew.

(2) t_{sk(0)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.17 Switching Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	0.00 Einun 40	7.5	12	18.5	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 13		0.2	5.1	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction Channels			4.1	ns
sk(pp)	Part-to-part skew time ⁽³⁾				4.6	ns
r	Output signal rise time	See Figure 13		1	3.5	ns
f	Output signal fall time	See Figure 15		1	3.5	ns
^t рнz	Disable propagation delay, high-to-high impedance output			22	40	ns
PLZ	Disable propagation delay, low-to-high impedance output			22	40	ns
	Enable propagation delay, high impedance-to-high output for ISO773x			18	40	ns
PZH	Enable propagation delay, high impedance-to-high output for ISO773x with F suffix	- See Figure 14		3.3	8.5	μS
	Enable propagation delay, high impedance-to-low output for ISO773x	_		3.3	8.5	μS
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO773x with F suffix			18	40	ns
DO	Default output delay time from input power loss	Measured from the time V_{CC} goes below 1.7 V. See Figure 15		0.1	0.3	μS
ie	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		0.6		ns


(1) Also known as pulse skew.

(2) t_{sk(0)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.




6.18 Safety and Insulation Characteristics Curves






6.19 Typical Characteristics



ISO7730, ISO7731 SLLSES0B – SEPTEMBER 2016 – REVISED OCTOBER 2016


www.ti.com

Typical Characteristics (continued)






7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3ns, Z_O = 50 Ω . At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 13. Switching Characteristics Test Circuit and Voltage Waveforms



Copyright © 2016, Texas Instruments Incorporated


- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 10 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50 \Omega$.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 14. Enable/Disable Propagation Delay Time Test Circuit and Waveform

STRUMENTS


EXAS

Parameter Measurement Information (continued)



- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.
- B. Power Supply Ramp Rate = 10 mV/ns

Figure 15. Default Output Delay Time Test Circuit and Voltage Waveforms



Copyright © 2016, Texas Instruments Incorporated

A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 16. Common-Mode Transient Immunity Test Circuit




8 Detailed Description

8.1 Overview

The ISO773x family of devices has an ON-OFF Keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the ENx pin is low then the output goes to high impedance. The ISO773x family of devices also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 17, shows a functional block diagram of a typical channel.


8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 17. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 18 shows a conceptual detail of how the ON/OFF keying scheme works.



TEXAS INSTRUMENTS

www.ti.com

8.3 Feature Description

Table 1 provides an overview of the device features.

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE	RATED ISOLATION ⁽¹⁾	
3 Forward,	ISO7730 3 Forward, 100 Mbps High		DW-16	5000 V _{RMS} / 8000 V _{PK}		
1307730	0 Reverse			riign	DBQ-16	2500 V _{RMS} / 3600 V _{PK}
ISO7730 with F	3 Forward,	100 Mbaa	100 Mbps Low -	DW-16	5000 V _{RMS} / 8000 V _{PK}	
suffix	0 Reverse	squivi 001		DBQ-16	2500 V _{RMS} / 3600 V _{PK}	
ISO7731	2 Forward,	100 Mbps	High	DW-16	5000 V _{RMS} / 8000 V _{PK}	
1507731	1 Reverse	squivi 001	пıgn	DBQ-16	2500 V _{RMS} / 3600 V _{PK}	
ISO7731 with F	2 Forward,	100 Mhaa		DW-16	5000 V _{RMS} / 8000 V _{PK}	
suffix	100 Mbbs		Low	DBQ-16	2500 V _{RMS} / 3600 V _{PK}	

 Table 1. Device Features

(1) See *Regulatory Information* for detailed isolation ratings.

8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO773x family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.



8.4 Device Functional Modes

Table 2 lists the functional modes for the ISO773x devices.

V _{cci}	v _{cco}	INPUT (INx) ⁽²⁾	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)	COMMENTS
		Н	H or open	н	Normal Operation:
		L	H or open	L	A channel output assumes the logic state of its input.
PU	PU	Open	H or open	Default	Default mode: When INx is open, the corresponding channel output goes to its default logic state. Default= High for ISO773x and Low for ISO773x with F suffix.
Х	PU	Х	L	Z	A low value of Output Enable causes the outputs to be high-impedance
PD	PU	x	H or open	Default	Default mode: When V _{CCI} is unpowered, a channel output assumes the logic state based on the selected default option. Default= High for ISO773x and Low for ISO773x with F suffix. When V _{CCI} transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When V _{CCI} transitions from powered-up to unpowered, channel output assumes the selected default state.
х	PD	х	х	Undetermined	When V_{CCO} is unpowered, a channel output is undetermined $^{(3)}$. When V_{CCO} transitions from unpowered to powered-up, a channel output assumes the logic state of its input


Table 2. Function Table⁽¹⁾

 V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} ; PU = Powered up ($V_{CC} \ge 2.25$ V); PD = Powered down ($V_{CC} \le 1.7$ V); X = Irrelevant; H = High level; L = Low level ; Z = High Impedance A strongly driven input signal can weakly power the floating V_{CC} via an internal protection diode and cause undetermined output. The outputs are in undetermined state when 1.7 V < V_{CCI} , V_{CCO} < 2.25 V. (1)

(2)

(3)

8.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 19. Device I/O Schematics

Texas Instruments

www.ti.com

9 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO773x devices are high-performance, triple-channel digital isolators. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for multi-master driving applications and reduce power consumption. The ISO773x family of devices use single-ended CMOS-logic switching technology. The voltage range is from 2.25 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

The ISO7731 device, combined with Texas Instruments' mixed-signal microcontroller, RS-485 transceiver, transformer driver, and voltage regulator, can create an isolated RS-485 system as shown in Figure 20.



Copyright © 2016, Texas Instruments Incorporated

Figure 20. Isolated RS-485 Interface Circuit



Typical Application (continued)

9.2.1 Design Requirements

To design with these devices, use the parameters listed in Table 3.

Table 3. Design Pa	rameters
--------------------	----------

PARAMETER	VALUE
Supply voltage, V_{CC1} and V_{CC2}	2.25 to 5.5 V
Decoupling capacitor between V _{CC1} and GND1	0.1 μF
Decoupling capacitor from V _{CC2} and GND2	0.1 μF

9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO773x family of devices only requires two external bypass capacitors to operate. Figure 21 and Figure 22 show the typical circuit hook-up for the devices.




Figure 21. Typical ISO7730 Circuit Hook-Up







Figure 22. Typical ISO7731 Circuit Hook-Up



9.2.3 Application Curves

The following typical eye diagrams of the ISO773x family of devices indicate low jitter and wide open eye at the maximum data rate of 100 Mbps.



10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a $0.1-\mu$ F bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501 or SN6505A. For such applications, detailed power supply design and transformer selection recommendations are available in the SN6501 data sheet (SLLSEA0) or SN6505A data sheet (SLLSEP9).



11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 26). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see the application note, *Digital Isolator Design Guide* (SLLA284).

11.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit boards. This PCB is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and self-extinguishing flammability-characteristics.

11.2 Layout Example




Figure 26. Layout Example Schematic



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Isolation Glossary, SLLA353
- SN6501 Transformer Driver for Isolated Power Supplies, SLLSEA0
- SNx5HVD308xE Low-Power RS-485 Transceivers, Available in a Small MSOP-8 Package, SLLS562
- TPS76350 Low-Power 150-mA Low-Dropout Linear Regulators, SLVS181
- MSP430F2132 Mixed Signal Microcontroller, SLAS578

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY				
ISO7730	Click here	Click here	Click here	Click here	Click here				
ISO7731	Click here	Click here	Click here	Click here	Click here				

Table 4. Related Links

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OUTLINE





DW0016B

ISTRUMENTS

EXAS

www.ti.com





NOTES:

- All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MO-013, variation AA.

www.ti.com


NSTRUMENTS

ÈXAS

EXAMPLE BOARD LAYOUT

DW0016B

SOIC - 2.65 mm max height



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.


www.ti.com



EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 9. Board assembly site may have different recommendations for stencil design.






DBQ0016A

PACKAGE OUTLINE

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MO-137, variation AB.


www.ti.com



EXAMPLE BOARD LAYOUT

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com

DBQ0016A

DBQ0016A




www.ti.com

EXAMPLE STENCIL DESIGN

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

www.ti.com



25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7730DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7730	Samples
ISO7730DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7730	Samples
ISO7730FDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7730F	Samples
ISO7730FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7730F	Samples
ISO7731DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7731	Samples
ISO7731DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7731	Samples
ISO7731FDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7731F	Samples
ISO7731FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7731F	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



25-Oct-2016

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7730DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7730FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7731DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7731FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Oct-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7730DWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7730FDWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7731DWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7731FDWR	SOIC	DW	16	2000	367.0	367.0	38.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated