

# AN-7730 FL7730 Design Tool Flow

#### Overview

This document is intended to provide in-depth guidance to using the Fairchild Design Tool for FL7730. Use the Design Tool with the product datasheet.




Figure 1. Design Flow

## Step 1 — Enter Input Output Specification



Ing	out Spec		
Min. Vin	90	Vac	
Max. Vin	140	Vac	
Out	put Spec		
Vout	22	V	
Max. Vout	28	V	₽
Iout	380	mA	
Pout	8.36	W	

### Step 2 — Transformer Design

39

6.500

60

0.5

80

36.6

0.3

0.982

3.223

0.821

0.255

75.347

76

23.578

19.368

10

kHz

٧

%

 $mm^2$ 

mΗ

Т

Т

uН

Max. Duty

Max. Ton

Switching freq

Max. Vcs

Efficiency

Ae

**Bmax** 

Lm

Nps

Nas

Nap

Np.min

Иρ

Ns

Na

Llk

Max. duty is generally between  $20 \sim 50\%$ .

High max. duty = ·Low conduction loss, Suitable for low-line Low max. duty = ·More Bmax margin, Suitable for high-line

Max. Ton should be less than 10us.

This switching frequency is the operating frequency at the rated Vout condition.

The switching frequency should be less than 65kHz.

Max. Vcs is max. peak CS voltage.

Enter Max. Vcs less than  $0.67\mathrm{V}$  because pulse by pulse CS voltage limit is  $0.67\mathrm{V}$ .

Higher Nps makes higher max. Vcs in the primary side CC regulation.

So, when max. Vcs is highly set, Nps becomes higher.

Enter Np over Np.min.

If Np is too big to fit in transformer window, reduce Max. Duty.

Make transformer according to the above spec.

Then, enter Llk (Leakage inductance) after measuring.

# Step 3 — Snubber Design

Snubber Design								
Vsn	200	V	4					
∆Vsn	5	V	*					
Rsn	242.7247	kohm						
Csn	2.746596	nF						

Vsn is snubber voltage.

Vsn is generally set as 2~2.5 times Nps⋅Vo.

 $\Delta Vsn$  is generally set as 5% ripple of Vsn.

### Step 4 — Control Circuit Design

**Control Circuit Design** 

0.593767

100

50 0.5

165.2367

19.75502

10

73.95584

155.8442

ohm

ohm

kohm

kohm

рF

uЕ

uF

kohm

Rsense

Rcc

Vin.bnk

Rvs1

Rvs2

Cvs

Ccomi

Cvdd

**Dvdd Vmax** 

Rstr

Rcc is line CC compensation resistor.

When Iout becomes higher at higher input voltage, increase Rcc. Rcc should be limited les than 500ohm.

Large Rcc can make CS noise, inducing Vcs peak detection error.

Vin.bnk is COMI/VS blanking level.

 $\operatorname{COMI}$  blanking : Error amp. input is fixed, working as open loop.

VS blanking: VS voltage detection is disabled.

Vin.bnk is generally set as 30~70V.

Vf is secondary diode forward voltage.


Cvs is VS filter capacitor, generally set as 10~30pF.

COMI capacitor is generally 0.68~3.3uF.

Check output voltage overshoot at startup in max. Vin condition. If output voltage overshoot is too big, increase Ccomi.

Vdd capacitor is generally in 10~47uF.

If Vdd drops too close to Vdd-off at startup, increase Cvdd.



# Step 5 — Power Device Design

Power Device Design							
MOSFET Vmax	397.9899	V	~				
MOSFET Ipk	0.842082	Α					
Diode Vmax	89.4245	V					
Diode Ipk	2.714286	A	1				

Vmax is MOSFET drain-source maximum voltage. Ipk is MOSFET peak current.

Vmax is maximum reverse voltage of secondary diode. Ipk is peak current of secondary diode.

### Step 6 — DIM Detection Circuit Design

Mohm

kohm

kohm

Zener voltage of ZDdim is generally in 10~40V.

Rdim1 is generally around 1Mohm.

If Rdim1 is too small.

- efficiency is reduced.
- Dim pin voltage is changed a lot when line voltage changes.

If Rdim1 is too big,

- ZDdim biasing current becomes too small, inducing error in dimming angle detection.

TRIAC dimmers have different max. dimming angle.

So, Rdim2/3 can not be calculated and found by testing with dimmers.

Rdim2/3 are tens to hundreds kohm.

Rdim2/3 determine dimming control range.

For wider dimming control range, reduce Rdim2 and Rdim3.

(But, wider dimming control makes higher flicker possibility specially in high-line and low output power condition.).

Cdim is 0.1~5uF as a filter to supply DC voltage to Dim pin. If Cdim is too big, Dim pin voltage rises slowly at startup and it can affect powering speed.

#### Step 7 — Passive Bleeder Design

Cbleeder is generally 47~470nF.

If Cbleeder is increased,

- Flicker is relieved.

4

- Efficiency and PF become worse.

ZDdim

Rdim1

Rdim2

Rdim3

Cdim

Rbleeder is determined after selecting Cbleeder.

Rbleeder is generally 0.1~10kohm.

Too big Rbleeder limits bleeder current, which makes flicker. Too small Rbleeder induces input current ringing at dimmer firing, which also can make flicker.

So, change Rbleeder by checking input current at firing.

Find the min. Rbleeder to satisfy below.

- input current at firing is higher enough than dimmer holding current.
- there is no mis-fire right after firing.

The min. Rbleeder is proper value for no flicker and high efficiency.

### Step 8 — Active Damper Design

Rdamp is generally 10~1kohm.

Rdamp is to limit input spike current at fire and remove flicker. Large Rdamp can considerably reduce spike current and remove flicker, but it will reduce efficiency.

So, find min. Rdamp to satisfy below without active damping circuit.

- Input spike current at 90° dimming angle is less than customer spec.
- There is no flicker caused by Rdamp current ringing.
   (Check input current and Rdamp current at the same time. Then, you can find if input current ringing is affected by Rdamp current.)

Check the Rdamp temperature after finding the min. Rdamp. If the temperature is too high and efficiency is too low, active damper is necessary and go to <u>active damper design</u>.

Active Damper Design

Rdamp 100 ohm SWdamp Vmax 300 V

Ddelay Vmax 300 V

Cdelay 100 nF

Rdelay 20 kohm

Check Rdamp voltage at 90° dimming angle firing. That is SWdamp max voltage.

Tip! SWdamp with low threshold voltage can reduce power loss. (Because Rdamp voltage is regulated as threshold voltage.)

Active Damper Design
Rdamp 100 ohm
SWdamp Vmax 300 V
Ddelay Vmax 300 V
Cdelay 100 nF
Rdelay 20 kohm

Ddelay max. voltage is same as SWdamp max. voltage.

Cdelay is generally around 100nF.

Rdelay is tens to hundreds kohm.

Large Rdelay lengthens delay time between dimmer fire and SWdamp turn-on.

Find the min. Rdelay to satisfy below.

- At 90° dimming angle, SWdamp should be turned on after input current is dampened by Rdamp.
- (Check if input current ringing is finished before SWdamp turns on.)

The min. Rdelay is proper value for high efficiency.

#### **Related Resources**

Locate the Design Tool at:

http://www.fairchildsemi.com/design\_tools/led-driver-design-tool/

Consult the product datasheet at:

FL7730 — Dimmable Single-Stage PFC PSR Offline LED Driver

Follow us on Twitter at:

twitter.com/fairchildSemi

View product and company videos, listen to podcasts, and comment on our blog at:

www.fairchildsemi.com/engineeringconnections

Visit us on Facebook at:

www.facebook.com/FairchildSemiconductor

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.