











TPS720



SBVS100E -JUNE 2008-REVISED SEPTEMBER 2015

TPS720 350 mA, Ultra-Low V_{IN}, RF Low-Dropout Linear Regulator With Bias Pin

Features

- 350-mA High-Performance LDO
- Low Quiescent Current: 38 µA
- **Excellent Load Transient Response:** ± 15 mV for $I_{LOAD} = 0$ mA to 350 mA in 1 μ s
- **Excellent Line Transient Response:** $\Delta V_{OUT} = \pm 2$ mV for $\Delta V_{BIAS} = \pm 600$ mV in 1 μs $\Delta V_{OUT} = \pm 200 \ \mu V$ for $\Delta V_{IN} = \pm 400 \ mV$ in 1 μs
- Low Noise: 48 µV_{RMS} (10 Hz to 100 kHz)
- 80 dB V_{IN} PSRR (10 Hz to 10 kHz)
- 70 dB V_{BIAS} PSRR (10 Hz to 10 kHz)
- Fast Start-Up Time: 140 µs
- Built-In Soft-Start With Monotonic V_{OUT} Rise and Start-Up Current Limited to 100 mA + ILOAD
- Overcurrent and Thermal Protection
- Low Dropout: 110 mV at $I_{LOAD} = 350$ mA
- Stable with 2.2-µF Output Capacitor
- Available in 1.33 mm x 0.96 mm DSBGA-5 and 2 mm x 2 mm SON-6 Packages

2 Applications

- **Digital Cameras**
- Cellular Camera Phones
- Wireless LAN
- Handheld Products

Description

The TPS720 family of dual rail, low-dropout linear regulators (LDOs) offers outstanding ac performance (PSRR, load and line transient response), while consuming a very low quiescent current of 38 µA.

The V_{BIAS} rail that powers the control circuit of the LDO draws very low current (on the order of the quiescent current of the LDO) and can be connected to any power supply that is equal to or greater than 1.4 V above the output voltage. The main power path is through V_{IN}, which can be a lower voltage than V_{BIAS} ; it can be as low as $V_{OUT} + V_{DO}$, increasing the efficiency of the solution in many power-sensitive applications. For example, V_{IN} can be an output of a high-efficiency, DC-DC step-down regulator.

The TPS720 supports a novel feature in which the output of the LDO regulates under light loads when the IN pin is left floating. The light-load drive current is sourced from V_{BIAS} under this condition. This feature is particularly useful in power-saving applications where the DC-DC converter connected to the IN pin is disabled but the LDO is still required to regulate the voltage to a light load.

The TPS720 is stable with ceramic capacitors and uses an advanced BICMOS fabrication process that yields a dropout of 110 mV at a 350-mA output load. The TPS720 has the unique feature of providing a monotonic V_{OUT} rise (overshoot limited to 3%) with V_{IN} inrush current limited to 100 mA + I_{LOAD} with an output capacitor of 2.2 µF.

The TPS720 uses a precision voltage reference and feedback loop to achieve overall accuracy of 2% over load, line, process, and temperature extremes. An ultra-small DSBGA package makes the TPS720 ideal for handheld applications. The TPS720 is also available in a SON-8 package. This family of devices is fully specified over the temperature range of $T_{\perp} = -40^{\circ}$ C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TDC700	DSBGA (5)	1.36 mm × 0.96 mm		
TPS720	SON (6)	2.00 mm × 2.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents	ıabı	e ot	Cor	ntents	ŝ
-------------------	------	------	-----	--------	---

14
15
ndations 17
17
17
17
s 17
18
on Support 19
19
t 19
19
19
Caution 19
19
and Orderable 20
20
porries

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (August 2009) to Revision E

Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Changes from Revision C (September, 2008) to Revision D


Page

Added electrical specifications for DRV package
 Noted electrical specifications for YZU package
 5




5 Pin Configuration and Functions

DRV Package 6-Pin SON With Exposed Thermal Pad Top View



 TI recommends connecting the SON (DRV) package thermal pad to ground.

YZU Package 5-Pin DSBGA Top View



Pin Functions

	PIN		I/O	DESCRIPTION
NAME	DRV	YZU	1/0	DESCRIPTION
OUT	1	А3	0	Output pin. A 2.2-µF ceramic capacitor is connected from this pin to ground, for stability and to provide load transients. See <i>Input and Output Capacitor Requirements</i> .
NC	2	_	_	No connection.
EN	3	СЗ	1	Enable pin. A logic high signal on this pin turns the device on and regulates the voltage from IN to OUT. A logic low on this pin turns off the device.
BIAS	4	C1	1	Bias supply pin. TI recommends bypassing this input with a ceramic capacitor to ground for better transient performance. See <i>Input and Output Capacitor Requirements</i> .
GND	5	B2	_	Ground pin.
IN	6	A1	Ī	Input pin. This pin can be a maximum of 4.5 V; V _{IN} must not exceed V _{BIAS} . Bypass this input with a ceramic capacitor to ground. See <i>Input and Output Capacitor Requirements</i> .

6 Specifications

6.1 Absolute Maximum Ratings

At $T_J = -40$ °C to 125°C (unless otherwise noted). All voltages are with respect to GND. (1)

		MIN	MAX	UNIT
V _{IN} ⁽²⁾	Input voltage (steady-state)	-0.3	V _{BIAS} or 5 ⁽³⁾	V
V _{IN_PEAK} ⁽⁴⁾	Peak transient input		5.5	V
V _{BIAS}	Bias voltage	-0.3	6	V
V_{EN}	Enable voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	5	V
I _{OUT}	Peak output current	Internally limited		
	Output short circuit duration	Inc	definite	
P _{DISS}	Total continuous power dissipation	See Thern	nal Information	
T _J	Operating junction temperature	-55	125	°C
T _{stg}	Storage temperature	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) To ensure proper operation of the device it is necessary that $V_{IN} \le V_{BIAS}$ under all conditions.

Whichever is less.

(4) For durations no longer than 1ms each, for a total of no more than 1000 occurrences over the lifetime of the device.

Product Folder Links: TPS720



6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V	
		Machine model (MM)	±100	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage (steady-state)	1.1		V _{BIAS} or 4.5 ⁽¹⁾	V
V _{BIAS}	Bias voltage	2.5 or or VOUT + 1.4 ⁽²⁾		5.5	V
V _{OUT}	Output voltage	0.9		3.6	V
I _{OUT}	Peak output current	0		350	mA
C _{IN}	Input capacitance		1		μF
C _{BIAS}	Bias capacitance		0.1		μF
C _{OUT} ⁽³⁾	Output capacitance	2.2			μF

- (1) Whichever is less
- (2) Whichever is greater
- (3) Maximum ESR should be less than 250 mΩ.

6.4 Thermal Information

		TPS	TPS720			
	THERMAL METRIC ⁽¹⁾	DRV (SON)	YZU (WSCP)	UNIT		
		6 PINS	5 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66.5	144.9	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	86.2	1.1	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	36.1	27.5	°C/W		
ΨЈТ	Junction-to-top characterization parameter	1.7	4.1	°C/W		
ΨЈВ	Junction-to-board characterization parameter	36.6	27.4	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	7.4	N/A	°C/W		

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS720



6.5 Electrical Characteristics

Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{BIAS} = (V_{OUT} + 1.4 \text{ V})$ or 2.5 V (whichever is greater); $V_{IN} \ge V_{OUT} + 0.5 \text{ V}$, $I_{OUT} = 1 \text{ mA}$, $V_{EN} = 1.1 \text{ V}$, $C_{OUT} = 2.2 \mu F$, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.

	PARAM	IETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input volta	age			1.1 ⁽¹⁾		V _{BIAS} or 4.5 ⁽²⁾	V
V _{BIAS}	Bias volta	ge			2.5		5.5	V
	Output vol	Itage ⁽⁴⁾			0.9		3.6	V
		Nominal	$T_J = 25^{\circ}C$		-3		3	mV
		Over V_{BIAS} , V_{IN} , I_{OUT} , $T_{J} = -40$ °C to 125°C	$V_{OUT} + 1.4 \text{ V} \le V_{BIAS} \le 5.5 \text{ V}_{OUT} + 0.5 \text{ V} \le V_{IN} \le 4.5 \text{ V}_{OUT} \le 350 \text{ mA}$		-2%		2%	
V _{OUT} ⁽³⁾	Output accuracy	Over V_{BIAS} , V_{IN} , I_{OUT} , $T_{J} = -40$ °C to 125°C	DRV package only: $V_{OUT} + 1.4 \text{ V} \le V_{BIAS} \le 5.8 \text{ V}_{OUT} + 0.5 \text{ V} \le V_{IN} \le 4.5 \text{ V}_{OUT} = 350 \text{ mA}, V_{OUT} < 1.2 \text{ V}$		-25		25	mV
		Over V _{BIAS} , V _{IN} , I _{OUT} , T _J = -10°C to 85°C	YZU package only: $V_{OUT} + 1.4 \text{ V} \le V_{BIAS} \le 5.4 \text{ V}_{OUT} + 0.5 \text{ V} \le V_{IN} \le 4.5 \text{ V}_{OUT} + 0.5 \text{ V} \le 5.5 \text{ V}_{OUT} = 350 \text{ mA}$ $1.6 \text{ V} \le V_{OUT} \le 3.3 \text{ V}$		-1%		1%	
		V _{IN} floating	$V_{OUT} + 1.4 \text{ V} \le V_{BIAS} \le 5.8$ 0 μ A $\le I_{OUT} \le 500 \mu$ A	5 V,		±1%		
$\Delta V_{OUT}/\Delta V_{IN}$	V _{IN} line regulation		$V_{IN} = (V_{OUT} + 0.5 \text{ V}) \text{ to } 4.5 \text{ V}, I_{OUT} = 1 \text{ mA}$			16		μV/V
$\Delta V_{OUT}/\Delta V_{BIAS}$	V _{BIAS} line regulation		V_{BIAS} = (V_{OUT} + 1.4 V) or 2.5 V (whichever is greater) to 5.5 V, I_{OUT} = 1 mA			16		μV/V
	V _{IN} line transient		$\Delta V_{IN} = 400 \text{ mV}, t_{RISE} = t_{FALL} = 1 \mu\text{s}$			±200		μV
	V _{BIAS} line transient		ΔV_{BIAS} = 600 mV, t_{RISE} = t_{FALL} = 1 μs			±0.8		mV
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regu	lation	0 mA ≤ I _{OUT} ≤ 350 mA (no load to full load)			-15		μV/mA
	Load trans	sient	0 mA \leq I _{OUT} \leq 350 mA, t _{RISE} = t _{FALL} = 1 μ s			±15		mV
V_{DO_IN}	V _{IN} dropout voltage ⁽⁵⁾		$V_{IN} = V_{OUT(NOM)} - 0.1 \text{ V},$ $(V_{BIAS} - V_{OUT(NOM)}) = 1.4$ $I_{OUT} = 350 \text{ mA}$	V,		110	200	mV
V _{DO_BIAS}	V _{BIAS} dropout voltage ⁽⁶⁾		V _{IN} = V _{OUT(NOM)} + 0.3 V, I _{OUT} = 350 mA			1.09	1.4	V
I _{CL}	Output current limit		$V_{OUT} = 0.9 \times V_{OUT(NOM)}$		420	525	800	mA
	0		I _{OUT} = 100 μA			38		
I _{GND}	Ground pin current		I _{OUT} = 0 mA to 350 mA			54	80	μA
I _{SHDN}	Shutdown	own current (I_{GND}) $V_{EN} \le 0.4 \text{ V}, T_J = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$			0.5	2	μA	
				f = 10 Hz		85		
				f = 100 Hz		85		
DCDD	V - nov::==	aupply rejection reti-	$V_{RIAS} = V_{OUT} + 1.4 \text{ V}.$	f = 1 kHz		85		dB
PSRR	v _{IN} power	-supply rejection ratio		f = 10 kHz		80		
				f = 100 kHz		70		
				f = 1 MHz		50		

Copyright © 2008–2015, Texas Instruments Incorporated

Performance specifications are ensured up to a minimum V_{IN} = V_{OUT} + 0.5 V. Whichever is less.

Minimum V_{BIAS} = (V_{OUT} + 1.4 V) or 2.5 V (whichever is greater) and V_{IN} = V_{OUT} + 0.5 V. V_{O} nominal value is factory programmable through the onchip EEPROM.

⁽⁴⁾

⁽⁵⁾ Measured for devices with $V_{OUT(NOM)} \ge 1.2 \text{ V}$.

⁽⁶⁾ $V_{BIAS} - V_{OUT}$ with $V_{OUT} = V_{OUT(NOM)} - 0.1$ V. Measured for devices with $V_{OUT(NOM)} \ge 1.8$ V.



Electrical Characteristics (continued)


Over operating temperature range (T $_J$ = -40°C to 125°C), V $_{BIAS}$ = (V $_{OUT}$ + 1.4 V) or 2.5 V (whichever is greater); V $_{IN}$ \geq V $_{OUT}$ + 0.5 V, I $_{OUT}$ = 1 mA, V $_{EN}$ = 1.1 V, C $_{OUT}$ = 2.2 μ F, unless otherwise noted. Typical values are at T $_J$ = 25°C.

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
			f = 10 Hz		80		
		f	f = 100 Hz		80		
DCDD	V	$V_{IN} - V_{OUT} \ge 0.5 \text{ V},$	f = 1 kHz		75		4D
PSRR	V _{BIAS} power-supply rejection ratio	$V_{BIAS} = V_{OUT} + 1.4 V,$ $I_{OUT} = 350 \text{ mA}$	f = 10 kHz		65		dB
		301	f = 100 kHz		55		
			f = 1 MHz		35		<u> </u>
V _N	Output noise voltage	BW = 10 Hz to 100 kHz, $V_{BIAS} \ge 2.5 \text{ V}$, $V_{IN} = V_{OUT} + 0.5 \text{ V}$			48		μV_{RMS}
I _{VIN_INRUSH}	Inrush current on V _{IN}	$V_{BIAS} = (V_{OUT} + 1.4 \text{ V}) \text{ or greater}, V_{IN} = V_{OUT} + 0.$			100 + I _{LOAD}		mA
t _{STR}	Start-up time	$V_{OUT} = 95\% V_{OUT(NOM)}$, $I_{OUT} = 350 \text{ mA}$, $C_{OUT} = 2.2 \mu\text{F}$			140		μs
V _{EN(HI)}	Enable pin high (enabled)						V
V _{EN(LO)}	Enable pin low (disabled)			0		0.4	V
I _{EN}	Enable pin current	$V_{EN} = 5.5 \text{ V}$, $V_{IN} = 4.5 \text{ V}$	/, V _{BIAS} = 5.5 V			1	μΑ
11)/1.0	Undervoltage lockout	V _{BIAS} rising		2.41	2.45	2.49	V
UVLO	Hysteresis	V _{BIAS} falling			150		mV
_	The constant of the state of th	Shutdown, temperature increasing Reset, temperature decreasing			160		00
T _{SD}	Thermal shutdown temperature				140		°C
T _J	Operating junction temperature			-40		125	°C



6.6 Typical Characteristics

Over operating temperature range ($T_J = -40$ °C to 125°C), $V_{BIAS} = (V_{OUT} + 1.4 \text{ V})$ or 2.5 V (whichever is greater); $V_{IN} = V_{OUT} + 0.5 \text{ V}$, $I_{OUT} = 1 \text{ mA}$, $V_{EN} = 1.1 \text{ V}$, $C_{OUT} = 2.2 \mu F$, unless otherwise noted. Typical values are at $T_J = 25$ °C.




Copyright © 2008–2015, Texas Instruments Incorporated Submit Docume.

TEXAS INSTRUMENTS

Typical Characteristics (continued)

Over operating temperature range ($T_J = -40$ °C to 125°C), $V_{BIAS} = (V_{OUT} + 1.4 \text{ V})$ or 2.5 V (whichever is greater); $V_{IN} = V_{OUT} + 0.5 \text{ V}$, $I_{OUT} = 1 \text{ mA}$, $V_{EN} = 1.1 \text{ V}$, $I_{OUT} = 2.2 \text{ } \mu\text{F}$, unless otherwise noted. Typical values are at $I_J = 25$ °C.







Figure 7. Load Regulation With VIN Floating (TPS72013YZU)

Figure 8. Load Regulation With VIN Floating (TPS72013YZU)







Figure 9. VIN Dropout Voltage vs Output Current (TPS72013YZU)

Figure 10. VBIAS Dropout Voltage vs Temperature (TPS72033YZU)







Figure 11. Output Voltage vs Temperature (TPS72013YZU)

Figure 12. Ground Pin Current vs VBIAS Input Voltage (TPS72013YZU)



Typical Characteristics (continued)

Over operating temperature range ($T_J = -40$ °C to 125°C), $V_{BIAS} = (V_{OUT} + 1.4 \text{ V})$ or 2.5 V (whichever is greater); $V_{IN} = V_{OUT} + 0.5 \text{ V}$, $I_{OUT} = 1 \text{ mA}$, $V_{EN} = 1.1 \text{ V}$, $C_{OUT} = 2.2 \mu F$, unless otherwise noted. Typical values are at $T_J = 25$ °C.







Figure 13. Ground Pin Current vs Output Current (TPS72013YZU)

Figure 14. Ground Pin Current vs Temperature (TPS72013YZU)







Figure 15. Shutdown Current vs VBIAS Input Voltage (TPS72013YZU)

Figure 16. Current Limit vs VBIAS Input Voltage (TPS72013YZU)






Figure 17. Current Limit vs VIN Input Voltage (TPS72013YZU)


Figure 18. VIN Power-Supply Ripple Rejection vs Frequency (TPS72015YZU)

Copyright © 2008–2015, Texas Instruments Incorporated

TEXAS INSTRUMENTS

Typical Characteristics (continued)


Over operating temperature range ($T_J = -40$ °C to 125°C), $V_{BIAS} = (V_{OUT} + 1.4 \text{ V})$ or 2.5 V (whichever is greater); $V_{IN} = V_{OUT} + 0.5 \text{ V}$, $I_{OUT} = 1 \text{ mA}$, $V_{EN} = 1.1 \text{ V}$, $C_{OUT} = 2.2 \mu F$, unless otherwise noted. Typical values are at $T_J = 25$ °C.





Typical Characteristics (continued)

Over operating temperature range ($T_J = -40$ °C to 125°C), $V_{BIAS} = (V_{OUT} + 1.4 \text{ V})$ or 2.5 V (whichever is greater); $V_{IN} = V_{OUT} + 0.5 \text{ V}$, $I_{OUT} = 1 \text{ mA}$, $V_{EN} = 1.1 \text{ V}$, $C_{OUT} = 2.2 \mu F$, unless otherwise noted. Typical values are at $T_J = 25$ °C.




7 Detailed Description

7.1 Overview

The TPS720 belongs to a family of new generation LDO regulators that use innovative circuitry to achieve ultrawide bandwidth and high loop gain, resulting in extremely high PSRR (up to 1 MHz) at very low headroom ($V_{\text{IN}} - V_{\text{OUT}}$). The implementation of the BIAS pin on the TPS720 vastly improves efficiency of low V_{OUT} applications by allowing the use of a preregulated, low-voltage input supply. The TPS720 supports a novel feature in which the output of the LDO regulates under light loads (<500 μ A) when the IN pin is left floating. The light-load drive current is sourced from V_{BIAS} under this condition. This feature is particularly useful in power-saving applications where the DC-DC converter connected to the IN pin is disabled but the LDO is still required to regulate the voltage to a light load. These features, combined with low noise, low ground pin current, and ultra-small packaging, make this device ideal for portable applications. This family of regulators offers sub-bandgap output voltages, current limit and thermal protection, and is fully specified from -40° C to 125° C.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Internal Current Limit

The TPS720 internal current limits help protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. In such a case, the output voltage is not regulated, and is $V_{OUT} = I_{LIMIT} \times R_{LOAD}$. The NMOS pass transistor dissipates $(V_{IN} - V_{OUT}) \times I_{LIMIT}$ until thermal shut down is triggered and the device is turned off. As the device cools down, it is turned on by the internal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Considerations* section for more details.

The NMOS pass element in the TPS720 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of rated output current is recommended.

7.3.2 Inrush Current Limit

The TPS720 family of LDO regulators implement a novel inrush current limit circuit architecture: the current drawn through the IN pin is limited to a finite value. This $I_{INRUSHLIMIT}$ charges the output to its final voltage. All the current drawn through V_{IN} goes to charge the output capacitance when the load is disconnected. The following equation shows the inrush current limit performed by the circuit:

$$I_{INRUSHLIMIT}(A) = C_{OUT}(\mu F) \times 0.0454545 \text{ (V/}\mu\text{s)} + I_{LOAD}(A)$$
(1)



Feature Description (continued)

Assuming a C_{OUT} of 2.2 μF with the load disconnected (that is, $I_{LOAD} = 0$) the $I_{INRUSHLIMIT}$ is calculated to be 100 mA. The inrush current charges the LDO output capacitor. If the output of the LDO regulates to 1.3 V, then the LDO charges the output capacitor to the final output value in approximately 28.6 μs .

Another consideration is when a load is connected to the output of an LDO. The connected load tries to steer a portion of the current away from V_{OUT} . The TPS720 inrush current limit circuit employs a new technique that supplies not only the $I_{INRUSHLIMIT}$, but also the additional current needed by the load. If $I_{LOAD} = 350$ mA, then the $I_{INRUSHLIMIT}$ calculates to be approximately 450 mA (from Equation 1).

7.3.3 Shutdown

The enable pin (EN) is active high and is compatible with standard and low voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to the IN pin.

7.3.4 Undervoltage Lockout (UVLO)

The TPS720 uses an undervoltage lock-out circuit on the BIAS pin to keep the output shut off until the internal circuitry is operating properly. The UVLO circuit has a deglitch feature so that it typically ignores undershoot transients on the input if they are less than 50-µs duration.

7.4 Device Functional Modes

Driving the EN pin over 1.1 V turns on the regulator. Driving the EN pin below 0.4 V causes the regulator to enter shutdown mode. In shutdown, the current consumption of the device is reduced to 500 nA, typically.

Product Folder Links: TPS720

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability on the IN pin, it is good analog design practice to connect a 0.1-µF to 1-µF low equivalent series resistance (ESR) capacitor across the IN pin input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is located close to the power source. If source impedance is not sufficiently low, a 0.1-µF input capacitor may be necessary to ensure stability.

The BIAS pin does not require an input capacitor because it does not source high currents. However, if source impedance is not sufficiently low, then TI recommends a small 0.1-µF bypass capacitor.

The TPS720 is designed to be stable with standard ceramic capacitors with values of 2.2 μ F or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than 250 m Ω .

8.1.2 Output Regulation With IN Pin Floating

The TPS720 supports a novel feature in which the output of the LDO regulates under light loads when the IN pin is left floating. Under normal conditions, when the IN pin is connected to a power source, the BIAS pin draws only tens of milliamperes. However, when the IN pin is floating, an innovative circuit is used that allows a maximum current of 500 µA to be drawn by the load through the BIAS pin, while maintaining the output in regulation. This feature is particularly useful in power-saving applications where a DC-DC converter connected to the IN pin is disabled, but the LDO is required to regulate the output voltage to a light load.

Figure 27 shows an application example where a microcontroller is not turned off (to maintain the state of the internal memory), but where the regulated supply (shown as the TPS62xxx) is turned off to reduce power. In this case, the TPS720 BIAS pin provides sufficient load current to maintain a regulated voltage to the microcontroller.




Figure 27. Example of Floating IN Pin Regulation

Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



Application Information (continued)

8.1.3 Dropout Voltage

The TPS720 uses a NMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the NMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the NMOS pass element. V_{DO} approximately scales with output current because the NMOS device behaves as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout. This effect is shown in Figure 19.

8.1.4 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases duration of the transient response.

8.1.5 Minimum Load

The TPS720 is stable with no output load. Traditional LDOs suffer from low loop gain at very light output loads. The TPS720 employs an innovative, low-current mode circuit under very light or no-load conditions, resulting in improved output voltage regulation performance reduced to zero output current.

8.2 Typical Application




Figure 28. Typical Application Schematic

8.2.1 Design Requirements

Table 1 shows the parameters for this design example.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V _{IN}	1.8 V
V _{BIAS}	2.7 V
V _{OUT}	1.3 V
I _{OUT}	10-mA typical, 350-mA peak


Copyright © 2008–2015, Texas Instruments Incorporated



8.2.2 Detailed Design Procedures

A small-size solution is desired, so select the minimum recommended component size. Set C_{IN} = 1 μF , C_{BIAS} = 100 nF, C_{OUT} = 2.2 μF .

8.2.3 Application Curves





9 Power Supply Recommendations

The input supply and bias supply for the LDO must be within its recommended operating conditions and provide adequate headroom for the device to have a regulated output. The minimum capacitor requirements must be met, and if the input supply is noisy, then additional input capacitors with low ESR can help improve transient performance.

10 Layout

10.1 Layout Guidelines

To improve AC performance such as PSRR, output noise, and transient response, TI recommends designing the board with separate ground planes for V_{IN} and V_{OUT} , with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should be connected directly to the GND pin of the device. High equivalent series resistance (ESR) capacitors may degrade PSRR. The BIAS pin draws very little current and can be routed as a signal (make sure to shield it from high-frequency coupling).

10.2 Layout Example




Figure 33. Recommended Layout

10.3 Thermal Considerations

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.



Thermal Considerations (continued)

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS720 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS720 into thermal shutdown degrades device reliability.

10.4 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element (V_{IN} to V_{OUT}), as shown in Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT} \tag{2}$$



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS720. The TPS720xxDRVEVM evaluation module (and related user guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

11.1.2 Device Nomenclature

Table 2. Device Nomenclature (1)(2)

PRODUCT	V _{OUT}
1P5/20 xx(x)	xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). yyy is the package designator. z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- TPS720xxDRVEVM Evaluation Module, SBVU024
- Using New Thermal Metrics, SBVA025

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2008–2015, Texas Instruments Incorporated

⁽²⁾ Output voltages from 0.9 V to 3.6 V in 50-mV increments are available. Contact the factory for details and availability.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

12.1 Package Mounting

Solder pad footprint recommendations for the TPS720 are available from the Texas Instruments website at www.ti.com.




Figure 34. YZU Wafer Chip-Scale Package Dimensions (in mm)





15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)				Qty	(2)	(6)	(3)		(4/5)	
HPA01044DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAB	Samples
TPS72009YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	G3	Samples
TPS72009YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	G3	Samples
TPS720105DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ODC	Samples
TPS720105DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ODC	Samples
TPS720105YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	NM	Samples
TPS720105YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	NM	Samples
TPS72010DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAA	Samples
TPS72010DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAA	Samples
TPS720115DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHP	Samples
TPS720115DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHP	Samples
TPS72011DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAR	Samples
TPS72011DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAR	Samples
TPS72011YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BQ	Samples
TPS72011YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BQ	Samples
TPS72012DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAB	Samples
TPS72012DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAB	Samples





www.ti.com

15-Apr-2017

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS72012YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	NN	Sample
TPS72012YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	NN	Sample
TPS72013YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	FS	Sample
TPS72013YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	FS	Sample
TPS72015DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAC	Sample
TPS72015DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAC	Sample
TPS72015YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	FT	Samples
TPS72015YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	FT	Samples
TPS72017YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	GC	Samples
TPS72017YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	GC	Samples
TPS72018DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAD	Samples
TPS72018DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 125		DAD	Samples
TPS72018YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	GD	Samples
TPS72018YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	GD	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



www.ti.com

PACKAGE OPTION ADDENDUM

15-Apr-2017

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS720:

Automotive: TPS720-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Oct-2016


TAPE AND REEL INFORMATION



TAPE DIMENSIONS \oplus \oplus \oplus Ф Cavity -→ A0 ←

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS72009YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72009YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS720105DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS720105DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS720105YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS720105YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72010DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72010DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS720115DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS720115DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72011DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72011DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72011YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72011YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72012DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72012DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72012YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72012YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Oct-2016

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS72013YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72013YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72015DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72015DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72015YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72015YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72017YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72017YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72018DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72018DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72018YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72018YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS72009YZUR	DSBGA	YZU	5	3000	182.0	182.0	20.0
TPS72009YZUT	DSBGA	YZU	5	250	182.0	182.0	20.0
TPS720105DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS720105DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS720105YZUR	DSBGA	YZU	5	3000	182.0	182.0	20.0



PACKAGE MATERIALS INFORMATION

www.ti.com 13-Oct-2016

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS720105YZUT	DSBGA	YZU	5	250	182.0	182.0	20.0
TPS72010DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS72010DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS720115DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS720115DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS72011DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS72011DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS72011YZUR	DSBGA	YZU	5	3000	182.0	182.0	20.0
TPS72011YZUT	DSBGA	YZU	5	250	182.0	182.0	20.0
TPS72012DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS72012DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS72012YZUR	DSBGA	YZU	5	3000	182.0	182.0	20.0
TPS72012YZUT	DSBGA	YZU	5	250	182.0	182.0	20.0
TPS72013YZUR	DSBGA	YZU	5	3000	182.0	182.0	20.0
TPS72013YZUT	DSBGA	YZU	5	250	182.0	182.0	20.0
TPS72015DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS72015DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS72015YZUR	DSBGA	YZU	5	3000	210.0	185.0	35.0
TPS72015YZUT	DSBGA	YZU	5	250	210.0	185.0	35.0
TPS72017YZUR	DSBGA	YZU	5	3000	210.0	185.0	35.0
TPS72017YZUT	DSBGA	YZU	5	250	210.0	185.0	35.0
TPS72018DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS72018DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS72018YZUR	DSBGA	YZU	5	3000	210.0	185.0	35.0
TPS72018YZUT	DSBGA	YZU	5	250	210.0	185.0	35.0

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



DRV (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.





DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.