







SN74LVC1G38

SCES538F - JANUARY 2004 - REVISED OCTOBER 2017

SN74LVC1G38 Single 2-Input NAND Gate With Open-Drain Output

1 Features

Texas

Instruments

- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Available in the Texas Instruments NanoStar[™] and NanoFree[™] Packages
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Supports Down Translation to V_{CC}
- Maximum t_{pd} of 4.5 ns at 3.3 V
- Low Power Consumption, 10-µA Maximum I_{CC}
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Partial-Power-Down Mode and Back-**Drive Protection**

2 Applications

- ٠ **AV Receivers**
- **Blu-ray Players and Home Theaters**
- **DVD Recorders and Players**
- Desktop or Notebook PCs
- Digital Radio or Internet Radio Players
- Digital Video Cameras (DVC)
- Embedded PCs
- **GPS:** Personal Navigation Devices
- Mobile Internet Devices
- **Network Projector Front-Ends**
- Portable Media Players
- Pro Audio Mixers
- **Smoke Detectors**
- Solid State Drive (SSD): Enterprise
- High-Definition (HDTV)
- Tablets: Enterprise
- Audio Docks: Portable
- **DLP Front Projection Systems**
- DVR and DVS
- Digital Picture Frame (DPF)
- **Digital Still Cameras**

3 Description

The SN74LVC1G38 device is designed for 1.65-V to 5.5-V V_{CC} operation.

This device is a single two-input NAND buffer gate with open-drain output. It performs the Boolean function $Y = \overline{A \times B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

NanoStar[™] and NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Device Information⁽¹⁾

| DEVICE NAME | PACKAGE | BODY SIZE (NOM) |
|----------------|------------|-------------------|
| SN74LVC1G38DBV | SOT-23 (5) | 2.90 mm × 1.60 mm |
| SN74LVC1G38DCK | SC70 (5) | 2.00 mm × 1.25 mm |
| SN74LVC1G38DRY | SON (6) | 1.45 mm × 1.00 mm |
| SN74LVC1G38DSF | SON (6) | 1.00 mm × 1.00 mm |
| SN74LVC1G38YZP | DSBGA (5) | 0.89 mm × 1.39 mm |
| SN74LVC1G38DPW | X2SON (5) | 0.80 mm × 0.80 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)






Table of Contents

| Feat | ures | 1 |
|------|--|------------------------------------|
| Арр | lications | 1 |
| Dese | cription | 1 |
| Revi | ision History | 2 |
| Pin | Configuration and Functions | 3 |
| Spe | cifications | 4 |
| 6.1 | Absolute Maximum Ratings | 4 |
| 6.2 | ESD Ratings | 4 |
| 6.3 | Recommended Operating Conditions | 5 |
| 6.4 | Thermal Information | 5 |
| 6.5 | Electrical Characteristics | 6 |
| 6.6 | Switching Characteristics, $C_L = 15 \text{ pF}$ | 6 |
| 6.7 | Switching Characteristics, $C_L = 30 \text{ pF}$ or 50 pF, -40°C to +85°C | 6 |
| | Switching Characteristics, $C_L = 30 \text{ pF} \text{ or } 50 \text{ pF},$ -40°C to +125°C | 7 |
| 6.9 | Operating Characteristics | 7 |
| 6.10 | Typical Characteristics | 7 |
| Para | meter Measurement Information | 8 |
| Deta | iled Description 1 | 0 |
| | App Desc Revi 9in 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10 Para | 6.2 ESD Ratings |

| | 8.1 | Overview 1 | 0 |
|----|------|---|---|
| | 8.2 | Functional Block Diagram 1 | 0 |
| | 8.3 | Feature Description 1 | 0 |
| | 8.4 | Device Functional Modes 1 | 1 |
| 9 | App | lication and Implementation1 | 2 |
| | 9.1 | Application Information 1 | |
| | 9.2 | Typical Application 1 | 2 |
| 10 | Pow | ver Supply Recommendations 1 | 3 |
| 11 | Lay | out1 | 3 |
| | 11.1 | Layout Guidelines 1 | 3 |
| | 11.2 | Layout Example 1 | 3 |
| 12 | Dev | ice and Documentation Support 1 | 4 |
| | 12.1 | Documentation Support 1 | 4 |
| | 12.2 | Receiving Notification of Documentation Updates 1 | 4 |
| | 12.3 | Community Resources 1 | 4 |
| | 12.4 | Trademarks 1 | 4 |
| | 12.5 | Electrostatic Discharge Caution 1 | 4 |
| | 12.6 | Glossary 1 | 4 |
| 13 | Mec | hanical, Packaging, and Orderable | |
| | | mation 1 | 4 |
| | | | |

4 Revision History

Submit Documentation Feedback

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision E (August 2017) to Revision F | | | | |
|---|--|---|--|--|
| • | Added values for DPW (X2SON) package in Thermal Information table. | 5 | | |

Changes from Revision D (December 2013) to Revision E

| • | Added DPW (X2SON) package | . 1 |
|---|---|-----|
| • | Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Typical Characteristics, Detailed Description section, Application and Implementation section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. | . 1 |
| • | Added Maximum junction temperature, T_{J} | . 4 |
| • | Changed values in the Thermal Information table to align with JEDEC standards | . 5 |
| C | hanges from Revision C (March 2011) to Revision D Page | ge |
| • | Updated document to new TI data sheet format. | . 1 |

| • | Updated I _{off} in Features. | 1 |
|---|---------------------------------------|---|
| • | Added ESD warning. | 1 |
| • | Updated operating temperature range. | 5 |


www.ti.com

Page





www.ti.com

5 Pin Configuration and Functions













See mechanical drawings for dimensions

DPW Package 5-Pin X2SON Top View GND A VCC B A Y

Pin Functions

| | PI | IN | | | | |
|-----------------|---------------------|-------------|-----|-----|------------------------|--|
| NAME | DBV, DCK, DPW | DRY, DSF | YZP | I/O | DESCRIPTION | |
| А | 1 | 1, 5 | A1 | I | Logic Input A | |
| В | 2 | 2 | B1 | I | Logic Input B | |
| GND | 3 | 3 | C1 | — | Ground | |
| NC | | 5 | _ | — | No Internal Connection | |
| Y | 4 | 4 | C2 | 0 | Output Y | |
| V _{CC} | 5 | 6 | A2 | — | Positive Supply | |

SCES538F-JANUARY 2004-REVISED OCTOBER 2017

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|--|--|------|------|------|
| V _{CC} | Supply voltage | | -0.5 | 6.5 | V |
| VI | Input voltage ⁽²⁾ | | -0.5 | 6.5 | V |
| Vo | Voltage range applied to any output in the high-im | npedance or power-off state ⁽²⁾ | -0.5 | 6.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| I _O | Continuous output current | | | ±50 | mA |
| | Continuous current through V_{CC} or GND | | | ±100 | mA |
| TJ | Maximum junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | 2000 | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | 1000 | V |
| | | Machine Model (MM), A115-A | 200 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



www.ti.com

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT | |
|-----------------------|--|--|------------------------|------------------------|------|--|
| V | Supply voltage | Operating | 1.65 | 5.5 | V | |
| V _{CC} | Supply voltage | Data retention only | 1.5 | | v | |
| | | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | | | |
| | High-level input voltage Low-level input voltage Input voltage Output voltage Low-level output current | V_{CC} = 2.3 V to 2.7 V | 1.7 | | V | |
| VIH | High-level input voltage | $V_{CC} = 3 V \text{ to } 3.6 V$ | 2 | | V | |
| | High-level input voltage Low-level input voltage Input voltage Output voltage Low-level output current | V_{CC} = 4.5 V to 5.5 V | 0.7 × V _{CC} | | | |
| | | V _{CC} = 1.65 V to 1.95 V | | 0.35 × V _{CC} | | |
| | Level and the structure for the | V_{CC} = 2.3 V to 2.7 V | | 0.7 | V | |
| VIL | Low-level input voltage | $V_{CC} = 3 V \text{ to } 3.6 V$ | | 0.8 | | |
| | | V_{CC} = 4.5 V to 5.5 V | | 0.3 × V _{CC} | | |
| VI | Input voltage | | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | 5.5 | V | |
| | Output voltage | V _{CC} = 1.65 V | | 4 | | |
| | | V _{CC} = 2.3 V | | 8 | | |
| I _{OL} | Low-level output current | | | 16 | mA | |
| | | $V_{CC} = 3 V$ | | 24 | | |
| | | V _{CC} = 4.5 V | | 32 | | |
| | | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$ | | 20 | | |
| $\Delta t / \Delta v$ | Input transition rise and fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 10 | ns/V | |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | 5 | | |
| T _A | Operating free-air temperature | | -40 | 125 | °C | |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See Implications of Slow or Floating CMOS Inputs.

6.4 Thermal Information

| | | SN74LVC1G38 | | | | | | |
|----------------------|--|-----------------|---------------|--------------|--------------|----------------|----------------|------|
| | THERMAL METRIC ⁽¹⁾ | DBV (SOT-23) | DCK (SC70) | DRY (SON) | DSF (SON) | YZP (DSBGA) | DPW (X2SON) | UNIT |
| | | 5 PINS | 5 PINS | 6 PINS | 6 PINS | 5 PINS | 5 PINS | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance | 247.2 | 276.1 | 366.9 | 406.2 | 146.2 | 511.0 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 154.5 | 178.9 | 253.8 | 201.0 | 1.4 | 241.9 | °C/W |
| $R_{\theta J B}$ | Junction-to-board thermal resistance | 86.8 | 70.9 | 227.5 | 256.9 | 39.3 | 374.2 | °C/W |
| ΨJT | Junction-to-top characterization parameter | 58.0 | 47.0 | 75.8 | 35.2 | 0.7 | 45.0 | °C/W |
| ΨJB | Junction-to-board characterization parameter | 86.4 | 69.3 | 227.7 | 256.6 | 39.8 | 373.3 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | N/A | N/A | N/A | N/A | 168.0 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

SN74LVC1G38

SCES538F-JANUARY 2004-REVISED OCTOBER 2017

www.ti.com

TRUMENTS

XAS

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CO | NDITIONS | V _{cc} | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|------------------------------|--|---|-----------------|------|--|------|------|
| | 1 100.04 | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | 1.65 V to | | | 0.1 | |
| | $I_{OL} = 100 \mu\text{A}$ | $T_A = -40^{\circ}C \text{ to } +1255^{\circ}C$ | 5.5 V | | 0.1 | | |
| | | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | - 1.65 V | | | 0.45 | |
| | $I_{OL} = 4 \text{ mA}$ | $T_A = -40^{\circ}C$ to $+1255^{\circ}C$ | 1.05 V | | | 0.45 | |
| | $I_{OL} = 8 \text{ mA}$ | $T_A = -40^{\circ}C$ to +85°C | 2.3 V | | | 0.3 | |
| V | IOL = 0 IIIA | $T_A = -40^{\circ}C$ to $+1255^{\circ}C$ | 2.3 V | | | 0.3 | V |
| V _{OL} | I _{OI} = 16 mA | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | | | | 0.4 | v |
| | I _{OL} = 10 IIIA | $T_A = -40^{\circ}C$ to $+1255^{\circ}C$ | 3 V | 0.4 | | | |
| | I _{OI} = 24 mA | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 5 V | 0.55 | | | |
| | | $T_A = -40^{\circ}C$ to $+1255^{\circ}C$ | | 0.00 | | | |
| | I _{OI} = 32 mA | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 4.5 V | 0.55 | | | |
| | $I_{OL} = 52 \text{ IIA}$ | $T_A = -40^{\circ}C$ to +1255°C | 4.3 V | 0.00 | | | |
| I A or B inputs | V ₁ = 5.5 V or GND | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 1.65 V to | | 1. | μA | |
| I _I A or B inputs | VI = 5.5 V OI GND | $T_A = -40^{\circ}C$ to +1255°C | 5.5 V | | | ΞI | μΑ |
| 1 | V_1 or $V_0 = 5.5$ V | $T_A = -40^{\circ}C$ to +85°C | 0 | | | +10 | μA |
| l _{off} | $v_1 \text{ or } v_0 = 5.5 \text{ v}$ | $T_A = -40^{\circ}C$ to +1255°C | 0 | | | ΞĪŪ | μΑ |
| 1 | $V_1 = 5.5 \text{ V or GND}, I_0 = 0$ | $T_A = -40^{\circ}C$ to +85°C | 1.65 V to | | | 10 | μA |
| Icc | $v_1 = 5.5 \text{ V OI GIND}, v_0 = 0$ | $T_A = -40^{\circ}C$ to $+1255^{\circ}C$ | 5.5 V | | 0.4 0.55 0.55 ±1 ±10 10 500 3.5 | μΑ | |
| | One input at V _{CC} – 0.6 V, | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | 3 V to 5.5 V | | | 500 | μA |
| ΔI _{CC} | Other inputs at V_{CC} or GND | $T_A = -40^{\circ}C \text{ to } +1255^{\circ}C$ | 5 V 10 5.5 V | | | 500 | μΑ |
| C _i | $V_I = V_{CC}$ or GND | | 3.3 V | | 3.5 | | pF |
| Co | $V_0 = V_{CC}$ or GND | | 3.3 V | | 4.5 | | pF |

(1) All typical values are at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$.

6.6 Switching Characteristics, C_L = 15 pF

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CO | MIN | МАХ | UNIT | |
|------------------------|-----------------|----------------|---|---|-----|------|----|
| t _{pd} A or B | | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$ | 2.9 | 7.4 | |
| | A or D | V | | $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ | 1.7 | 3.8 | |
| | AOIB | Ť | | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | 1.5 | 4.9 | ns |
| | | | | $V_{CC} = 5 V \pm 0.5 V$ | 0.9 | 2.4 | |

6.7 Switching Characteristics, $C_L = 30 \text{ pF}$ or 50 pF, -40°C to +85°C

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST C | MIN | МАХ | UNIT | |
|-----------------|-----------------|----------------|-------------------------------|---|-----|------|----|
| | | Y | $T_A = -40^{\circ}C$ to +85°C | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$ | 2.8 | 10 | |
| | | | | $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ | 1.6 | 6 | |
| ^L pd | A or B | | | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | 1.4 | 4.5 | ns |
| | | | $V_{CC} = 5 V \pm 0.5 V$ | 1 | 3.9 | | |



www.ti.com

6.8 Switching Characteristics, $C_{L} = 30 \text{ pF}$ or 50 pF, -40°C to +125°C

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 3)


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CO | MIN | МАХ | UNIT | |
|-----------|------------------------|----------------|----------------------------------|---|-----|------|----|
| | | Y | T _A = -40°C to +125°C | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$ | 2.8 | 11 | |
| • | t _{pd} A or B | | | $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ | 1.6 | 6.5 |] |
| чpd | | | | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | 1.4 | 5 | ns |
| | | | $V_{CC} = 5 V \pm 0.5 V$ | 1 | 4.4 | | |

6.9 Operating Characteristics

 $T_A = 25^{\circ}C$


| PARAMETER | | TEST CON | ТҮР | UNIT | |
|---------------------------|-------------------------------|------------|-------------------------|------|-----|
| C _{pd} Power dis | | | V _{CC} = 1.8 V | 3 | |
| | | 6 40 MUL | V _{CC} = 2.5 V | 3 | - 5 |
| | Power dissipation capacitance | f = 10 MHz | V _{CC} = 3.3 V | 4 | pF |
| | | | $V_{CC} = 5 V$ | 6 | |

6.10 Typical Characteristics



www.ti.com

7 Parameter Measurement Information



Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators have the following characteristics: PRR \leq 10 MHz, Z_o = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement. E. Because this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{PD} .
- F. t_{PZI} is measured at V_M.
- G. t_{PLZ} is measured at V_{M} .
- H. All parameters and waveforms are not applicable to all devices.


Figure 2. Load Circuit and Voltage Waveforms



SN74LVC1G38 SCES538F-JANUARY 2004-REVISED OCTOBER 2017

www.ti.com

Parameter Measurement Information (continued)



- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators have the following characteristics: PRR \leq 10 MHz, Z_o = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. Because this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{PD} .
- F. t_{PZL} is measured at V_M.
- G. t_{PLZ} is measured at $V_{OL} + V_{\Delta}$. H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SN74LVC1G38 device is designed for 1.65-V to 5.5-V V_{CC} operation.

This device is a single two-input NAND buffer gate with open-drain output.

It performs the Boolean function $Y = \overline{A \times B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

8.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 High-Drive Open-Drain Output

The open-drain output allows the device to sink current when the output is LOW and maintains a high impedance state when the output is HIGH. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined the in the *Absolute Maximum Ratings* must be followed at all times.

8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law ($R = V \div I$).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in *Recommended Operating Conditions* to avoid excessive currents and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.



www.ti.com

Feature Description (continued)

8.3.3 Clamp Diodes

The inputs and outputs to this device have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 5. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.4 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the .

8.3.5 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Absolute Maximum Ratings*.

8.3.6 Up Translation and Down Translation Capable Outputs

Outputs of this device can be driven above the supply voltage so long as they remain below the maximum output voltage value specified in the *Absolute Maximum Ratings*. When the device is not actively driving LOW, the output is in the high impedance state. If a pull-up resistor is connected from the output to a power supply (of any valid value), the output will be driven by this supply, and therefore can have a voltage that is either higher or lower than the V_{CC} supply of the device. An application of this device performing up-translation is depicted in *Application and Implementation*, where additional design details are provided.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LVC1G38 device.

| INP | UTS | OUTPUT |
|-----|-----|--------|
| Α | В | Y |
| L | L | Hi-Z |
| L | н | Hi-Z |
| н | L | Hi-Z |
| Н | Н | L |

Table 1. Function Table

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Open-drain devices are intrinsically capable of voltage translation. In this application, a 1.8-V logic signal is inverted and up-translated to 5 V at the output when the EN signal input is driven high by a 3.3-V signal. The output is held at 5 V in this scenario when the output of the device is in the high impedance state.

9.2 Typical Application




Figure 6. Gated Voltage Translating Inverter Schematic Using SN74LVC1G38


9.2.1 Design Requirements

The supply voltage at V_1 must be set to provide input thresholds for the signals A and EN. This device uses CMOS technology and has an open-drain output. Outputs of open-drain devices can be tied directly together to produce a wired-OR configuration. This device has high current drive that will create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - Rise time and fall time specs. See ($\Delta t / \Delta V$) in the *Recommended Operating Conditions* table.
 - Specified high and low levels. See (VIH and VIL) in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as (VI max) in the *Recommended Operating Conditions* table at any valid VCC.
- 2. Recommended Output Conditions
 - Load currents should not exceed (IO max). These limits are located in the *Absolute Maximum Ratings* table.
 - Outputs can be pulled above VCC for up-translation applications as long as the maximum output voltage in the *Absolute Maximum Ratings* table is observed.

9.2.3 Application Curve





www.ti.com

10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

The V_{CC} pin should have a good bypass capacitor to prevent power disturbance. It is ok to parallel multiple bypass caps to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 8 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient.

Even low data rate digital signals can have high frequency signal components due to fast edge rates. When a printed-circuit board (PCB) trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

11.2 Layout Example



Figure 8. Proper multi-gate input termination diagram




Figure 9. Trace Example

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Designing and Manufacturing with TI's X2SON Packages Application Note
- Texas Instruments, How to Select Little Logic Application Note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs Application Note.
- Texas Instruments, Understanding and Interpreting Standard-Logic Data Sheets Application Note
- Texas Instruments, Introduction to Logic Application Note
- Texas Instruments, Signal Switch Data Book User's Guide
- Texas Instruments, LVC and LV Low-Voltage CMOS Logic Data Book User's Guide
- Texas Instruments, Low-Voltage Logic (LVC) Designer's Guide User's Guide

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

NanoStar, NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



8-Jun-2018

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|--------|--------------|---------|------|---------|----------------------------|----------------------------|--------------------|--------------|---|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74LVC1G38DBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 125 | (C385, C38F, C38J, C38R) (C38H, C38P, C38S) | Samples |
| SN74LVC1G38DBVRE4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C385 C38S | Samples |
| SN74LVC1G38DBVRG4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C385 C38S | Samples |
| SN74LVC1G38DBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 125 | (C385, C38J, C38R) (C38H, C38S) | Samples |
| SN74LVC1G38DBVTG4 | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C385 C38S | Samples |
| SN74LVC1G38DCKR | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (D75, D7F, D7R) (D7H, D7P, D7S) | Samples |
| SN74LVC1G38DCKRG4 | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (D75, D7F, D7R) (D7H, D7P, D7S) | Samples |
| SN74LVC1G38DCKT | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (D75, D7R) (D7H, D7S) | Samples |
| SN74LVC1G38DPWR | ACTIVE | X2SON | DPW | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | BP | Samples |
| SN74LVC1G38DRYR | ACTIVE | SON | DRY | 6 | 5000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | D7 | Samples |
| SN74LVC1G38DSFR | ACTIVE | SON | DSF | 6 | 5000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | D7 | Samples |
| SN74LVC1G38YZPR | ACTIVE | DSBGA | YZP | 5 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | D7N | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



8-Jun-2018

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *All dimensions are nominal | - | | | | | | | | - | | | |
|-----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN74LVC1G38DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.2 | 3.3 | 3.23 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74LVC1G38DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74LVC1G38DBVRG4 | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.2 | 3.3 | 3.23 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74LVC1G38DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.2 | 3.3 | 3.23 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74LVC1G38DBVTG4 | SOT-23 | DBV | 5 | 250 | 178.0 | 9.2 | 3.3 | 3.23 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74LVC1G38DCKR | SC70 | DCK | 5 | 3000 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74LVC1G38DCKT | SC70 | DCK | 5 | 250 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74LVC1G38DPWR | X2SON | DPW | 5 | 3000 | 178.0 | 8.4 | 0.91 | 0.91 | 0.5 | 2.0 | 8.0 | Q3 |
| SN74LVC1G38DRYR | SON | DRY | 6 | 5000 | 180.0 | 9.5 | 1.15 | 1.6 | 0.75 | 4.0 | 8.0 | Q1 |
| SN74LVC1G38DSFR | SON | DSF | 6 | 5000 | 180.0 | 9.5 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| SN74LVC1G38YZPR | DSBGA | YZP | 5 | 3000 | 178.0 | 9.2 | 1.02 | 1.52 | 0.63 | 4.0 | 8.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

6-Jun-2018



| *All dimensions are nominal | | | | | | | |
|-----------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| SN74LVC1G38DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G38DBVR | SOT-23 | DBV | 5 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G38DBVRG4 | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G38DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G38DBVTG4 | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G38DCKR | SC70 | DCK | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G38DCKT | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G38DPWR | X2SON | DPW | 5 | 3000 | 205.0 | 200.0 | 33.0 |
| SN74LVC1G38DRYR | SON | DRY | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G38DSFR | SON | DSF | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G38YZPR | DSBGA | YZP | 5 | 3000 | 220.0 | 220.0 | 35.0 |

GENERIC PACKAGE VIEW

X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4211218-3/D


DPW0005A



PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.




DPW0005A

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).




DPW0005A

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



YZP0005



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



YZP0005

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



YZP0005

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



DBV 5

GENERIC PACKAGE VIEW

SOT-23 - 1.45 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

DSF (S-PX2SON-N6)

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MO-287, variation X2AAF.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



GENERIC PACKAGE VIEW

USON - 0.6 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207181/G

DRY0006A



PACKAGE OUTLINE

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



DRY0006A

EXAMPLE BOARD LAYOUT

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



DRY0006A

EXAMPLE STENCIL DESIGN

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated