

9-Channel, 14-Bit Current DAC with SPI Interface

General Description

The MAX5113 is a 14-bit, 9-channel, current-output digital-to-analog converter (DAC). The device operates from a low +3.0V power supply and provides 14-bit performance without any adjustment.

The device's output ranges are optimized to bias a high-power tunable laser source. Each of the 9 channels provides a current source. Channels 1 and 2 provide 10mA current. An internal multiplexer switches the outputs of each channel to one of four external nodes. Channel 3 provides a selectable current of 2mA or 20mA. Channel 4 provides 90mA. Channel 5 provides 180mA. Channel 6 provides a selectable current of -60mA or +300mA. Channel 7 provides 90mA. Channels 8 and 9 provide a selectable current of 15mA or 35mA. Connect DAC outputs in parallel to obtain additional current or to achieve higher resolution. The device contains an internal reference.

An SPI interface drives the device with clock rates of up to 25MHz. An active-high asynchronous CLR input resets DAC codes to zero independent of the serial interface. The device provides a separate power-supply input for driving the interface logic.

The MAX5113 is specified over the -40°C to +105°C temperature range, and is available in 3mm x 3mm, 36-bump WLP and 5mm x 5mm, 32-pin TQFN packages.

Features

- ◆ Low 3.0V Supply
- ◆ Integrated Multiplexers for Outputs 1 and 2
- Increased Current or Resolution with Outputs Connected in Parallel
- SPI-Compatible Serial Interface
- Internal Reference
- Overtemperature Protection
- ◆ Operates Over the -40°C to +105°C Temperature Range
- Available in 36-Bump WLP or 32-Pin TQFN Packages

Applications

Tunable Laser Diode Biasing


Ordering Information

| PART | INTERFACE | PIN-PACKAGE |
|--------------|-----------|-------------|
| MAX5113GWX+T | SPI | 36 WLP |
| MAX5113GTJ+ | SPI | 32 TQFN-EP* |

Note: All devices are specified over the -40°C to +105°C operating temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

Typical Operating Circuit



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

19-6401: Rev 2: 5/13

^{*}EP = Exposed pad.

9-Channel, 14-Bit Current DAC with SPI Interface

ABSOLUTE MAXIMUM RATINGS

| V _{DD} to AGND0.3V to +4.0V | AGND to DGND0.3V to +0.3V |
|---|--|
| Vss to AGND6.0V to +0.3V | All Other Pins to AGND0.3V to +4.0V |
| V _{DDI} to AGND0.3V to +6.0V | Continuous Power Dissipation (TA = +70°C) |
| OP6 to AGNthe higher of (VDD - 9V), (VSS - 0.3V) and -6.0V to | WLP (derate at 26.3mW/°C above +70°C)2104mW |
| the lower of $(VDD + 0.3V)$ and $+4.0V$ | TQFN (derate at 34.5mW/°C above +70°C)2758mW |
| OP1 to OP5 and OP7, OP8, | Maximum Current Into Any Pin380mA |
| OP9 to AGND0.3V to the lower of (VDD + 0.3V) and +4.0V | Operating Temperature Range40°C to +105°C |
| DOUT to DGND0.3V to the lower of (VDDIO + 0.3V) | Storage Temperature Range65°C to +150°C |
| and +6.0V | Junction Temperature+150°C |
| N.C. to AGND0.3V to the lower of (VDD + 0.3V) and +4.0V | Lead Temperature (TQFN only, soldering, 10s)+300°C |
| Digital I/Os to DGND0.3V to +6.0V | Soldering Temperature (reflow)+260°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

| , , | |
|---|---|
| TQFN | WLP |
| Junction-to-Ambient Thermal Resistance (θ _{JA})29°C/W | Junction-to-Ambient Thermal Resistance (θ _{JA})38°C/M |
| Junction-to-Case Thermal Resistance (θ _{JC})1.7°C/W | |

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +2.6V \text{ to } +3.3V, V_{SS} = -4.75V \text{ to } -5.46V, V_{DDI} = +1.8V \text{ to } +5.25V, AGND = DGND, T_A = -40^{\circ}C \text{ to } +105^{\circ}C, V_{OP1} - V_{OP5} = V_{OP6} \text{ sourcing} = V_{OP7}, V_{OP8}, \text{ and } V_{OP9} = V_{DD} - 1V, V_{OP6} \text{ sinking} = V_{SS} + 1V, \text{ unless otherwise noted. Typical specifications are at } V_{DD} = +3.0V, V_{SS} = -5.2V, T_A = +25^{\circ}C. \text{ Specifications apply to all DACs and outputs, unless otherwise noted.)}$ (Note 2)

| PARAMETER | SYMBOL | CON | IDITIONS | MIN | TYP | MAX | UNITS |
|----------------------------|--------|--------------------|---------------|-----|-----------------------------------|------|-----------|
| STATIC PERFORMANCE | | | | • | | | • |
| Resolution | N | | | 14 | | | Bits |
| Differential Nonlinearity | DNL | Guaranteed monoto | onic | | ±0.5 | ±1.0 | LSB |
| Integral Nanlinearity | INL | OP1-OP6 source a | nd OP9 | | ±2 | ±8 | LSB |
| Integral Nonlinearity | IINL | OP6 sink | | | ±8 | | LOD |
| Ideal Gain | IGAIN | | | | I _{MAX} /2 ¹⁴ | | mA/LSB |
| | | All but OP3, 2mA a | nd OP6 sink | | | ±1.3 | |
| Gain Error (Note 3) | GE | OP3, 2mA | | | | ±1.5 | %FS |
| | | OP6 sink | | | | ±5 | |
| 0 : 5 . 7 . (1) . (2) | GETC | All but OP6 sink | | | | ±50 | n n n 10C |
| Gain Error Tempco (Note 4) | GEIC | OP6 sink | | | ±15 | | ppm/°C |
| | | OP1 and OP2 | | | 10 | | |
| | | OP3 | 2mA FS range | | 2 | | |
| | | | 20mA FS range | | 20 | | |
| | | OP4 | | | 90 | | |
| Full-Scale Output | ladase | OP5 | | | 180 | | mA |
| Full-Scale Output | IMAX | OP6 current source |) | | 300 | | |
| | | OP6 current sink | | | -60 | | |
| | | OP7 | | | 90 | | |
| | | OP8 and OP9 | 15mA FS range | | 15 | | |
| | | OI O AIIU OFS | 35mA FS range | | 35 | | |

9-Channel, 14-Bit Current DAC with SPI Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(VDD = +2.6V \text{ to } +3.3V, VSS = -4.75V \text{ to } -5.46V, VDDI = +1.8V \text{ to } +5.25V, AGND = DGND, TA = -40^{\circ}C \text{ to } +105^{\circ}C, VOP1-VOP5 = VOP6 sourcing = VOP7, VOP8, and VOP9 = VDD - 1V, VOP6 sinking = VSS + 1V, unless otherwise noted. Typical specifications are at VDD = +3.0V, VSS = -5.2V, TA = +25^{\circ}C. Specifications apply to all DACs and outputs, unless otherwise noted.) (Note 2)$

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNITS | |
|------------------------------|--------|--------------------|---------------|------------|-------|---------------------|----------|--|
| | | OP1 and OP2 | OP1 and OP2 | | -60 | 0 | | |
| | | ODO | 2mA FS range | -24 | -12 | 0 | | |
| | | OP3 | 20mA FS range | -240 | -120 | 0 | | |
| | | OP4 | | -1080 | -540 | 0 | | |
| Offeet Freez (Nete 2) | OE | OP5 | | -2160 | -1080 | 0 | | |
| Offset Error (Note 3) | l OE | OP6 current source | e | -3600 | -1800 | 0 | μA | |
| | | OP6 current sink | | 0 | +360 | +720 | | |
| | | OP7 | | -1080 | -540 | 0 | | |
| | | OP8 and OP9 | 15mA FS range | -180 | -90 | 0 | | |
| | | OF6 and OF9 | 35mA FS range | -420 | -210 | 0 | | |
| | | OP1 and OP2 | | | | ±250 | | |
| | | OP3 | 2mA FS range | | | ±50 | | |
| | | | 20mA FS range | | | ±500 | | |
| | | OP4 | | | | ±2250 | | |
| Offset Error Tempco (Note 4) | OETC | OP5 | | | | ±4500 | nA/°C | |
| Chief End Temper (Note 4) | OLIO | OP6 current source | е | | | ±7500 | 117 () | |
| | | OP6 current sink | | | | ±1500 | | |
| | | OP7 | | | ±2250 | | | |
| | | OP8 and OP9 | 15mA FS range | | | ±375 | | |
| | | | 35mA FS range | | | ±875 | | |
| | | All but OP6 sink | | VGND | | V _{DD} - 1 | | |
| Output Compliance Range | Vor | OP6 sink | | Vss + 1 | | V_{DD} | V | |
| DYNAMIC PERFORMANCE | | | | | | | | |
| | | OP1 and OP2 | | | 2 | | | |
| | | ODO | 2mA FS range | | 10 | | | |
| | | OP3 | 20mA FS range | | 1 | | | |
| | | OP4 | <u> </u> | | 0.2 | | | |
| Output Decistores | Dour | OP5 | | 0.1 | | | MΩ | |
| Output Resistance | Rout | OP6 current source | | 0.06 | | | | |
| | | OP6 current sink | | 0.04 | | | 1 | |
| | | OP7 | | 0.2 | | | | |
| | | OP8 and OP9 | 15mA FS range | | 1.3 | | | |
| | | OP6 and OP9 | 35mA FS range | | 0.56 | | | |
| | | OP1 and OP2 | | | 5 | | | |
| | | OP3 | 2mA FS range | | 1 | | | |
| | | UPS | 20mA FS range | | 10 | | | |
| | | OP4 | | | 45 | | | |
| Current-Output Slew Rate | SR | OP5 | | | 90 | | m A /u.s | |
| Current-Output Siew hate |) on | OP6 current source | e | | 150 | | mA/μs | |
| | | OP6 current sink | | | 30 | | | |
| | | OP7 | | | 45 | | 1 | |
| | | OP8 and OP9 | 15mA FS range | | 7.5 | | | |
| | | OFO AND OFS | 35mA FS range | | 17.5 | | | |

9-Channel, 14-Bit Current DAC with SPI Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.6V \text{ to } +3.3V, V_{SS} = -4.75V \text{ to } -5.46V, V_{DDI} = +1.8V \text{ to } +5.25V, \text{AGND} = \text{DGND}, \text{TA} = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{VOP}_{1}-\text{VOP}_{5} = \text{VOP}_{6} \text{ sourcing} = \text{VOP}_{7}, \text{VOP}_{8}, \text{ and VOP}_{9} = \text{VDD} - 1V, \text{VOP}_{6} \text{ sinking} = \text{VSS} + 1V, \text{ unless otherwise noted}. \text{Typical specifications are at VDD} = +3.0V, \text{VSS} = -5.2V, \text{TA} = +25^{\circ}\text{C}. \text{ Specifications apply to all DACs and outputs, unless otherwise noted}.) (Note 2)$

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNITS |
|---|-------------------|----------------------|---------------|-------|-------------|-------|----------|
| Output Settling Time | tos | t _O ±0.1% | | | 15 | | μs |
| | | OP1 and OP2 | | | 1.6 | | |
| | | OP3 | 2mA FS range | | 0.4 | |] |
| | | OF 3 | 20mA FS range | | 3.4 | | |
| | | OP4 | | | 16 | | |
| Noise at Full Scale (10kHz) | INO | OP5 | | | 31 | | nA/√Hz |
| Noise at Full Scale (Toki 12) | IINO | OP6 current source | | | 56 | |] NA/VHZ |
| | | OP6 current sink | | | 11 | | |
| | | OP7 | | | 16 | | |
| | | OP8 and OP9 | 15mA FS range | | 2.8 | | |
| | | OF6 and OF9 | 35mA FS range | | 6.5 | | |
| | | OP1 and OP2 | | | 60 | | |
| | | OP3, 20mA | | | 120 | | |
| | | OP4 | | | 540 | | 1 |
| DAC Clitals Irons de s | | OP5 | OP5 | | 1080 | 1080 | |
| DAC Glitch Impulse Major-Carry Transition | IOGE | OP6 current source | | | 1800 360 | | рС |
| Wajor-Carry Transition | | OP6 current sink | | | | | |
| | | OP7 | | 540 | | | |
| | | OP8 and OP9 | 15mA FS range | | 90 | | |
| | | Of 6 and Of 9 | 35mA FS range | | 210 | | |
| DAC Output GND Switch Resistance | Rgsw | At 0.7V | | | | 50 | Ω |
| DAC Output GND Switch Current | Igsw | At 0.7V | | 14 | | | mA |
| OVERTEMPERATURE DETECTO | RS | | | | | | |
| Overtemperature Disable Threshold | T _{OVTD} | | | | +160 | | °C |
| Overtemperature Warning Threshold | T _{OVTW} | | | | +150 | | °C |
| POWER REQUIREMENTS | | | | Į. | | | 1 |
| Power-Supply Range | VDD | | | 2.6 | | 3.3 | V |
| Interface Power-Supply Range | V _{DDI} | | | 1.8 | | 5.25 | V |
| Negative Supply Range | Vss | | | -5.46 | -5.2 | -4.75 | V |
| Supply Current | IDD | No load, no I/O | | | 500 | 600 | μΑ |
| Negative Supply Current | Iss | | | -20 | -11 | | μΑ |
| POWER-ON RESET (POR) | | | | | | | |
| POR Threshold | Vpor | | | | 1.6 | | V |
| POR Threshold Hysteresis | Vporh | | | | 0.025 | | V |

9-Channel, 14-Bit Current DAC with SPI Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(VDD = +2.6V \text{ to } +3.3V, VSS = -4.75V \text{ to } -5.46V, VDDI = +1.8V \text{ to } +5.25V, AGND = DGND, TA = -40^{\circ}C \text{ to } +105^{\circ}C, VOP1-VOP5 = VOP6 sourcing = VOP7, VOP8, and VOP9 = VDD - 1V, VOP6 sinking = VSS + 1V, unless otherwise noted. Typical specifications are at VDD = +3.0V, VSS = -5.2V, TA = +25^{\circ}C. Specifications apply to all DACs and outputs, unless otherwise noted.) (Note 2)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | |
|----------------------------------|------------------|--|---------------------------|-------|---------------------------|-------|--|
| DIGITAL INPUT CHARACTERIST | ICS (DIN, S | CLK, CS, CLR) | ' | | | | |
| Input Low Voltage | VIL | V _{DDI} = 2.2V to 5.25V | | | 0.3 x V _{DDI} | V | |
| input Low Voltage | VIL | V _{DDI} = 1.8V to 2.2V | | | 0.2 x V _{DDI} | V | |
| Input High Voltage | VIH | VDDI = 2.2V to 5.25V | 0.7 x V _{DDI} | | | V | |
| mpat riigii voitage | • 11 1 | V _{DDI} = 1.8V to 2.2V | 0.8 x V _{DDI} | | | V | |
| Input Hysteresis | VHYS | | | 250 | | mV | |
| Input Capacitance | CIN | | | 10 | | pF | |
| Input Leakage Current | liN | Input = 0V or VDDI | | | ±10 | μΑ | |
| DIGITAL OUTPUT CHARACTERI | STICS (DOL | JT) | | | | | |
| Output Low Voltage | Vol | VDDI = 2.2V to 5.5V, ISINK = 5mA | | | 0.40 | V | |
| | VOL | $V_{DDI} = 1.8V$ to 2.2V, $I_{SINK} = 2mA$ | | | 0.25 | V | |
| Output High Voltage | Vон | V _{DDI} = 2.2V to 5.5V, I _{SOURCE} = 5mA | V _{DDI} - 0.5 | | | V | |
| | | V _{DDI} = 1.8V to 2.2V, I _{SOURCE} = 2mA | V _{DDI} - 0.3 | | | V | |
| Output Three-State Leakage | loz | BHEN = 0 | | ±0.01 | ±1 | μΑ | |
| Output Bus Hold Sinking Current | I _{BHK} | DOUT low, BHEN = 1 | | -12 | | μΑ | |
| Output Bus Hold Sourcing Current | Івнс | DOUT high, BHEN = 1 | | +5 | | μA | |
| Output Three-State Capacitance | Coz | | | 11 | | pF | |
| Output Short-Circuit Current | loss | V _{DDI} = 5.25V | | ±100 | | mA | |
| TIMING CHARACTERISTICS (No | te 5) | | | | | | |
| Serial Clock Frequency | fsclk | | 0 | | 25 | MHz | |
| SCLK Period | tCP | V _{DDI} = 1.8V to 5.25V | 40 | | | ns | |
| SCLK Pulse Width Low | tCL | V _{DDI} = 1.8V to 5.25V, 60% duty cycle | 16 | | | ns | |
| SCLK Pulse Width High | tсн | V _{DDI} = 1.8V to 5.25V, 40% duty cycle | 16 | | | ns | |
| CS Fall to SCLK Fall Setup Time | tCSS0 | To first SCLK falling edge | 16 | | | ns | |
| CS Fall to SCLK Fall Hold Time | tcsH0 | Applies to inactive FE preceding first FE | 0 | | | ns | |
| CS Rise to SCLK Fall Hold Time | tCSH1 | Applies to 24th FE | 0 | | | ns | |
| DIN-to-SCLK Fall Setup Time | tDS | | 8 | | | ns | |
| DIN-to-SCLK Fall Hold Time | tDH | | 8 | | | ns | |
| SCLK Fall to DOUT Settling Time | tDOT | V _{DDI} = 2.2V to 5.5V, C _{LOAD} = 20pF V _{DDI} = 1.8V to 2.2V, C _{LOAD} = 20pF | | | 30 60 | ns | |
| SCLK Fall to DOUT Hold Time | tDOH | CLOAD = 0pF | 2 | | | ns | |
| SCLK Fall to DOUT Disable | tDOZ | 24th active FE deassertion | 2 | | 30 | ns | |

9-Channel, 14-Bit Current DAC with SPI Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.6V \text{ to } +3.3V, V_{SS} = -4.75V \text{ to } -5.46V, V_{DDI} = +1.8V \text{ to } +5.25V, AGND = DGND, T_A = -40^{\circ}C \text{ to } +105^{\circ}C, V_{OP1} - V_{OP5} = V_{OP6} \text{ sourcing} = V_{OP7}, V_{OP8}, \text{ and } V_{OP9} = V_{DD} - 1V, V_{OP6} \text{ sinking} = V_{SS} + 1V, \text{ unless otherwise noted. Typical specifications are at } V_{DD} = +3.0V, V_{SS} = -5.2V, T_A = +25^{\circ}C. \text{ Specifications apply to all DACs and outputs, unless otherwise noted.)}$ (Note 2)


| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|------------------------------|---------|--|-----|-----|-----|-------|
| 00 F-11 t- DOLLT F | +5.05 | V _{DDI} = 2.2V to 5.5V, asynchronous | 1 | | 30 | 200 |
| S Fall to DOUT Enable | tDOE | V _{DDI} = 1.8V to 2.2V, asynchronous | 1 | | 40 | ns |
| CS Rise to DOUT Disable | tcsdoz | Z Stand alone, aborted sequence | | | 35 | ns |
| CS Rise to SCLK Fall | tcsa | Applies to 24th FE, aborted sequence | | | 20 | ns |
| CS Pulse-Width High | tcspw | Stand alone | 20 | | | ns |
| SCLK Fall to CS Fall | tcsf | Applies to 24th active FE | 100 | | | ns |
| CLR Fall to CS Fall | tCLRCS | Applies to DACs in reset mode only | 20 | | | ns |
| OLD Doube - Michigan Library | tol DDM | No DAC is in shutter or gate mode | 40 | | | 200 |
| CLR Pulse-Width High | tCLRPW | Any DAC is in shutter or gate mode (Note 6) 50 | | | | ns |

- Note 2: Specifications are 100% production tested at T_A ≥ +25°C. Specifications for T_A < +25°C are guaranteed by design and characterization.
- Note 3: Configuration register write operation required following power-up for output offset adjustment. See the *DAC Outputs* section in the *Detailed Description*. All gain and offset errors include the effect of the internal reference and are guaranteed over temperature. Gain error = (measured gain IGAIN)/IGAIN. Measured gain = (code 16383 DAC output code 500 DAC output)/15883. Offset error = code 500 DAC output (500 x measured gain). The device is trimmed such that offset error is negative, ensuring linear operation down to zero current output.
- **Note 4:** Guaranteed by design and characterization. Not production tested. All gain and offset temperature coefficients include the effect of the internal reference. Temperature coefficients are calculated by the "box" method. For additional information, refer to Maxim Application Note 4300: Calculating the error budget in precision digital-to-analog converter (DAC) applications.
- Note 5: Timing characteristics are tested and guaranteed with digital input conditions VIH = VDDI and VIL = 0V.
- **Note 6:** Minimum pulse width required to realize functionally useful DAC transitions. Not production tested. See Shutter Mode Settling Time Down and Shutter Mode Settling Time Up graphs in the *Typical Operating Characteristics* section.

9-Channel, 14-Bit Current DAC with SPI Interface

Typical Operating Characteristics


 $(VDD = 3.0V, TA = +25^{\circ}C, unless otherwise noted.)$





9-Channel, 14-Bit Current DAC with SPI Interface


Typical Operating Characteristics (continued)


 $(V_{DD} = 3.0V, T_A = +25^{\circ}C, unless otherwise noted.)$


















9-Channel, 14-Bit Current DAC with SPI Interface

Typical Operating Characteristics (continued)


 $(V_{DD} = 3.0V, T_A = +25^{\circ}C, unless otherwise noted.)$



9-Channel, 14-Bit Current DAC with SPI Interface

Typical Operating Characteristics (continued)


 $(V_{DD} = 3.0V, T_A = +25^{\circ}C, unless otherwise noted.)$



9-Channel, 14-Bit Current DAC with SPI Interface

Typical Operating Characteristics (continued)

 $(V_{DD} = 3.0V, T_A = +25^{\circ}C, unless otherwise noted.)$




9-Channel, 14-Bit Current DAC with SPI Interface


Typical Operating Characteristics (continued)

 $(VDD = 3.0V, TA = +25^{\circ}C, unless otherwise noted.)$


MULTICODE TRANSITION TRANSIENT OP8 CODE 9690 TO 9630 (T/H OFF)




MULTICODE TRANSITION TRANSIENT OP8 CODE 9690 TO 9630 (T/H ON)




OUTPUT 6 LOW TO HIGH CODE 0.1% SETTLING TIME




OUTPUT6 HIGH TO LOW CODE 0.1% SETTLING TIME



SHUTTER MODE SETTLING TIME DOWN




SHUTTER MODE SETTLING TIME UP





9-Channel, 14-Bit Current DAC with SPI Interface

Typical Operating Characteristics (continued)

 $(V_{DD} = 3.0V, T_A = +25^{\circ}C, unless otherwise noted.)$








9-Channel, 14-Bit Current DAC with SPI Interface

Pin Configurations



Pin Description

| Р | IN | NANAE | FUNCTION |
|-----|---------|-------------------|--|
| WLP | TQFN-EP | NAME | FUNCTION |
| A1 | 1 | DIN | SPI Data In |
| B1 | 31 | OP5 | DAC 5 Output, 180mA Full Scale |
| C1 | 30 | OP9 | DAC 9 Output, 15mA or 35mA Full Scale |
| D1 | 28 | OP2A | DAC 2 Multiplexer Output A, 10mA Full Scale |
| E1 | 26 | OP2C | DAC 2 Multiplexer Output C, 10mA Full Scale |
| F1 | 24 | Vss | Negative Power Supply |
| A2 | 2 | SCLK | SPI Clock Input |
| B2 | 32 | V _{DD7} | DAC 5 Output Positive Power Supply. Internally connected to VDD6 and VDD10. |
| | | | DAC 5 Output Positive Power Supply (WLP). Internally connected to VDD7 and VDD10. |
| C2 | 29 | VDD6 | DAC 5 Output and DAC 2 Output Positive Power Supply (TQFN). Internally connected to VDD7 and VDD10. |
| D2 | _ | V _{DD10} | DAC 2 Output and DAC 9 Output Positive Power Supply. Internally connected to V _{DD6} and V _{DD7} . |
| E2 | 23 | V _{DD5} | DAC 6 Output Positive Power Supply. Internally connected to VDD3 and VDD4. |
| F2 | 25 | OP2D | DAC 2 Multiplexer Output D, 10mA Full Scale |


9-Channel, 14-Bit Current DAC with SPI Interface

_Pin Description (continued)

| PIN | | | FUNCTION |
|-----|---------|------------------|--|
| WLP | TQFN-EP | NAME | FUNCTION |
| А3 | 5 | VDDI | Interface Power Supply. Connect to V _{DD} or to a separate supply to allow for a different interface voltage. |
| В3 | 4 | DOUT | SPI Data Out |
| С3 | 3 | CS | Active-Low SPI Chip Select |
| D3 | 27 | OP2B | DAC 2 Multiplexer Output B, 10mA Full Scale |
| E3 | 21 | V _{DD4} | DAC 6 Output Positive Power Supply. Internally connected to VDD5 and VDD3. |
| F3 | 22 | OP6 | DAC 6 Output, -60mA or 300mA Full Scale |
| A4 | 6 | DGND | Digital Ground |
| B4 | _ | I.C. | Internally Connected. Connect to DGND. |
| C4 | 7 | AGND | Analog Ground |
| D4 | 13 | N.C. | No Internal Connection. Must obey Absolute Maximum Ratings. |
| E4 | 20 | V _{DD3} | DAC6 Output Positive Power Supply. Internally connected to VDD5 and VDD4. |
| F4 | 19 | OP1D | DAC 1 Multiplexer Output D, 10mA Full Scale |
| A5 | 8 | CLR | Active-High Clear |
| B5 | 10 | V _{DD1} | DAC 7 Output Positive Power Supply (WLP) |
| БЭ | 10 | וטטי | DAC 3 Output and DAC 7 Output and DAC8 Output Positive Power Supply (TQFN) |
| C5 | _ | V _{DD9} | DAC 3 Output and DAC 8 Output Positive Power Supply |
| D5 | _ | V _{DD8} | DAC 4 Output Positive Power Supply |
| E5 | 15 | V _{DD2} | DAC 1 Output Positive Power Supply (WLP) |
| | 15 | V DD2 | DAC 1 Output and DAC 4 Output Positive Power Supply (TQFN) |
| F5 | 18 | OP1C | DAC 1 Multiplexer Output C, 10mA Full Scale |
| A6 | 9 | OP7 | DAC 7 Output, 90mA Full Scale |
| B6 | 11 | OP8 | DAC 8 Output, 15mA or 35mA Full Scale |
| C6 | 12 | OP3 | DAC 3 Output, 2mA or 20mA Full Scale |
| D6 | 14 | OP4 | DAC 4 Output, 90mA Full Scale |
| E6 | 16 | OP1A | DAC 1 Multiplexer Output A, 10mA Full Scale |
| F6 | 17 | OP1B | DAC 1 Multiplexer Output B, 10mA Full Scale |
| _ | _ | EP | Exposed Pad (TQFN only). Internally connected to AGND. Connect to a ground plane to enhance thermal dissipation. |

9-Channel, 14-Bit Current DAC with SPI Interface

Functional Diagram



9-Channel, 14-Bit Current DAC with SPI Interface

Detailed Description

The MAX5113 output ranges are optimized to bias a high-power tunable laser source. See Table 1 for the output current range available on each DAC output.

The DACs and highly stable internal reference are factory trimmed to ensure the outputs are within the specifications. Connect DACs in parallel to increase current drive or resolution.

DAC Outputs

The DAC configuration registers (01h–09h) control the configuration of each DAC. The Individual Configuration Register for each channel must be written to after a power-up event, even if the default values are written. This ensures the device will meet guaranteed offset performance specifications. DACs 1 and 2 drive four 2:1 multiplexers. The multiplexers route each DAC output to one of four outputs. Configure unused outputs as high impedance or connect to AGND. DAC 3 full-scale output is selectable between 2mA and 20mA.

DAC 6 provides 300mA full-scale output when selected as a current source. When selected as a current sink, the full 14 bits are available between 0 and -60mA. A typical application for DAC 6 is to drive an optical amplifier where a current source is varied to set the gain or where a current sink is varied to set the attenuation.

All other DACs are positive current source DACs. DACs 8 and 9 full-scale outputs are selectable between 15mA and 35mA. The output range of DACs 3, 8 and 9 is selected using the RNG bit in the Individual Configuration

Table 1. Typical Full-Scale Output Currents

| ОИТРИТ | OUTPUT-CURRENT RANGE CAPABILITY (mA) | | | | |
|---------|---|------------|--|--|--|
| 3311 31 | LOW RANGE (DEFAULT) | HIGH RANGE | | | |
| OP1 | 0 to 10 | Reserved | | | |
| OP2 | 0 to 10 | Reserved | | | |
| OP3 | 0 to 2 | 0 to 20 | | | |
| OP4 | 0 to 90 | Reserved | | | |
| OP5 | 0 to 180 | Reserved | | | |
| OP6 | -60 to 0 or 0 to | Reserved | | | |
| OP7 | 0 to 90 | Reserved | | | |
| OP8 | 0 to 15 | 0 to 35 | | | |
| OP9 | 0 to 15 | 0 to 35 | | | |

registers. The DAC 6 polarity and full-scale output is set by the SW_POL bit in the DAC 6 register.

Output Track and Hold

All channels feature a track-and-hold circuit to improve glitch performance. In common with all DACs of this type, the MAX5113 DACs will glitch when in transition from one code to another. The size of the glitch is defined by the size of the transition and where in the overall range the transition occurs. In general, a small transition results in a small glitch. However, this is not absolute. The track-and-hold circuit may be enabled to reduce the glitch size to close to zero. The track and hold can be enabled independently for each channel by setting bit 12 in the Individual DAC Configuration registers (01h–09h).

When enabled, the track and hold will engage after the 24th SCLK in the SPI frame, setting a new DAC code. This will hold the output level until the DAC section has settled. There is a small negative offset present in the output level while the track and hold is engaged. Approximately 10 LSB. The track and hold is engaged for 6µs, typical. It then disengages and the channel will transition to its new level with no glitch.

DAC Ground Switch

All DACs include a programmable switch to connect the output to ground when the DAC code is set to zero. The switch is open when the configuration bit is set to 0 and code zero is programmed. In this case, the output drivers are disabled, and the outputs set to high impedance. The DAC switch configuration is set for each individual DAC; see the 01h–09h: Individual DAC (1 to 9) Configuration Registers section. The global DAC switch-override bits (GSWG[1:0]) in the General Configuration register (00h) override all switch selections when applied.

Clear Function (CLR)

The clear function allows the access of modes of operation through a single active-high input, CLR. The behavior of each DAC with CLR asserted is independently configurable. See the *CLR Interaction* section.

The clear function can also be asserted in software by setting the SW_CLR bit in the Software Reset Command register; see the *0Fh: Software Reset Command Register* section.

The clear function for each DAC is programmed through the CLR_CFG[1:0] bits in the Individual DAC Configuration registers (01h–09h) as shown in the following:

• **00 (Ignore):** The assertion of CLR does not affect the DAC.

9-Channel, 14-Bit Current DAC with SPI Interface

- 01 (Shutter): Shutter mode applies to OP6 only. For all other DACs, shutter mode produces the same effect as ignore. For OP6, the output polarity stays negative for as long as CLR is asserted (level sensitive). The current sink level is defined by the DAC 6 Shutter Mode Code register (1Bh). Once CLR releases, the DAC output returns to the previously programmed value as set in the DAC 6 Source Mode Code register (16h).
- 10 (Gate): The DAC is held at code zero (with ground switches engaged if enabled) as long as CLR is asserted (level sensitive). Once CLR releases, the DAC output returns to the previously programmed value as set in the DAC 1–9 Code register (10h–1Ah).
- 11 (Reset): The DAC is set to code zero (with ground switches engaged if enabled) when CLR is asserted and remains at code zero after CLR is released (edge sensitive).

While the clear operation is in effect, DAC channels configured in ignore, shutter, or gate mode continue to accept new code settings. DAC channels configured in reset mode do not accept code changes until the clear operation is terminated.

Software Clear Interactions

The device provides a software-accessible version of the clear function (SW_CLR), which allows access to the clear functionality directly through the SPI interface (see the *0Fh: Software Reset Command Register* section). When the command 0Fh is used to launch a clear operation, the affected DAC outputs are held in the clear position, determined by the clear configuration settings. This happens from the time when the 0Fh command requesting a clear operation is completed until a second 0Fh command requesting removal of the clear operation is completed. The software- and pin-based clear operations are independently controlled and can be used individually or together without conflict. The devices provide an internal logic-OR circuitry.

Power-On Reset (POR), Power Brownout

The device contains a POR circuit with a threshold of 1.6V (typ) and a hysteresis of 0.025V (typ). POR ensures that the device resets all registers to default conditions as V_{DD} rises through the upper POR threshold. The default condition of all DAC registers is code zero with ground switches engaged, ensuring that no large output current transients damage the load during initial power-up.

In a VDD brownout situation, VDD must fall below the lower POR threshold before a POR is issued when VDD rises again. As VDD falls, the device eventually loses

regulation. However, the device is designed to avoid any large output current transients that could damage the load.

Software Reset and Standby Functions

The device contains a software reset function. The software reset function resets all code and configuration registers to default conditions. Write a 1 to the RST bit in the Software Reset Command register (0Fh) to initiate reset. The RST bit is not persistent, so writing a 0 to reset the bit is not required.

The device includes a software standby function that causes all DAC code registers (10h-1Bh) to be set to code zero. Write a 1 to the STDBY bit in the Software Reset Command register (0Fh) to initiate the standby function. STDBY bit is not persistent, so writing a 0 to reset the bit is not required.

The software standby function is a subset of the software reset function. The software reset function takes effect when both functions are issues

Overtemperature Error Handling

The device features an on-chip temperature protection circuit to prevent the device from overheating when all DACs output the maximum programmed current. When the die temperature rises above the threshold temperature, +160°C, the PRO_TEMP bit in the Status/Revision Readback Command register (0Eh) is set and the device enters an overtemperature shutdown mode. All DACs are set to code zero, but the control interface remains active, thereby allowing the host processor to read back the device status. The PRO_TEMP bit is latched and, therefore, the device can only be reset by a software reset command, a software standby command, or by cycling the power.

The device features an overtemperature status bit, OVR_TEMP. The OVR_TEMP bit is not latched, and is set if the device temperature is above the protection threshold. The OVR_TEMP bit allows the host processor to determine if the device is too hot to reset. If a software reset is attempted while the device is above the protection threshold, the command is ignored. Similarly, above the threshold die temperature, the device immediately enters shutdown mode when power is cycled.

The device features a warning bit, HI_TEMP. The warning bit is not latched and serves as a high-temperature status indicator bit. The HI_TEMP bit is set when the die temperature is typically 10°C below the overtemperature protection threshold.

See the *Applications Information* section for more detail on calculating die temperature and heat-sinking requirements.

9-Channel, 14-Bit Current DAC with SPI Interface

User Configuration Registers

Table 2 shows a summary of the register map.

Table 2. User Register/Command Summary

| REGISTER ADDRESS (hex) | ACCESS | PAIRABLE | REGISTER NAME |
|---------------------------|--------|----------|------------------------------|
| 00h | W | Y | General Configuration |
| 01h | W | Υ | DAC 1 Configuration |
| 02h | W | Y | DAC 2 Configuration |
| 03h | W | Y | DAC 3 Configuration |
| 04h | W | Y | DAC 4 Configuration |
| 05h | W | Y | DAC 5 Configuration |
| 06h | W | Y | DAC 6 Configuration |
| 07h | W | Y | DAC 7 Configuration |
| 08h | W | Y | DAC 8 Configuration |
| 09h | W | Y | DAC 9 Configuration |
| 0Ah | _ | _ | Reserved |
| 0Bh | _ | _ | Reserved |
| 0Ch | _ | _ | Reserved |
| 0Dh | _ | _ | Reserved |
| 0Eh | R | N | Status Feedback and Part ID |
| 0Fh | W | Y | Software Reset/Standby/Clear |
| 10h | W | Υ | DAC 1-9 Code |
| 11h | W | Y | DAC 1 Code |
| 12h | W | Y | DAC 2 Code |
| 13h | W | Υ | DAC 3 Code |
| 14h | W | Υ | DAC 4 Code |
| 15h | W | Y | DAC 5 Code |
| 16h | W | Y | DAC 6 Source Mode Code |
| 17h | W | Υ | DAC 7 Code |
| 18h | W | Y | DAC 8 Code |
| 19h | W | Υ | DAC 9 Code |
| 1Ah | W | Υ | DAC 6 Sink Mode Code |
| 1Bh | W | Y | DAC 6 Shutter Mode Code |
| 1Ch | _ | _ | Reserved |
| 1Dh | _ | | Reserved |
| 1Eh | _ | _ | Reserved |
| 1Fh | W | Υ | DAC 6 Polarity Control |

DEFAULT

9-Channel, 14-Bit Current DAC with SPI Interface

Register Details

00h: General Configuration Register

| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|-----------|----|------|----|----|----|---|---|
| NAME | GSWG[1:0] | | BHEN | X | X | X | X | X |
| DEFAULT | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | Х | Х | Х | Х | Х | Х | Х | Х |

| BIT | NAME | DESCRIPTION |
|-------|-----------|--|
| 15:14 | GSWG[1:0] | Global GSW Configuration Override 00: Individual DAC GSW settings are unaltered 01: Individual DAC GSW settings are set to 0 (ground switches disabled) 10: Individual DAC GSW settings are set to 1 (ground switches enabled) 11: Individual DAC GSW settings are unaltered |
| 13 | BHEN | DOUT Bus Hold Enable 0: Bus hold circuit is disabled 1: Bus hold circuit is enabled |
| 12:0 | X | Reserved |

9-Channel, 14-Bit Current DAC with SPI Interface

01h-09h: Individual DAC (1 to 9) Configuration Registers

| | | | | | | | _ | _ |
|---------|------|-------|---------|--------|-----|----|---|---|
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| NAME | GSW | CLR_C | FG[1:0] | T/H_EN | RNG | | | |
| DEFAULT | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | MUX0 | X | Х | X | X | Х | X | Х |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT | NAME | DESCRIPTION |
|-------|--------------|---|
| 15 | GSW | Ground Switch Control 0: Output is left open when DAC code = 0000h 1: Output is connected to ground when DAC code = 0000h. For DACs 1 and 2, this setting applies to the active mux output. |
| 14:13 | CLR_CFG[1:0] | Clear Configuration Settings (determine how CLR pin affects each DAC) 00 (Ignore): The DAC is not affected by the CLR pin (default) 01 (Shutter): DAC output polarity is held negative (current level determined by 1Bh) as long as the CLR pin is asserted (level sensitive, applies to DAC 6 only; otherwise, implements the ignore function) 10 (Gate): DAC output is held at zero scale (with ground switches engaged if enabled) as long as the CLR pin is asserted (level sensitive) 11 (Reset): DAC output is set to zero scale (with ground switches engaged if enabled) when CLR is asserted and remains valid after CLR is removed (edge sensitive) |
| 12 | T/H_EN | Track and Hold Enable 0: Track and Hold disabled 1: Track and Hold enabled |
| 11 | RNG | Range (DAC 3, 8, and 9) 0: DAC full-scale output level is set to high range. 1: DAC full-scale output level is set to low range. Note: For all DACs not supporting RNG settings, this bit is reserved and should be set to 1 (default). |
| 10:7 | MUX[3:0] | Output Mux Settings for DAC (mux settings are only supported for DAC 1 and DAC 2) 0000: Output A active, all others high impedance 0001: Output B active, all others high impedance 0010: Output C active, all others high impedance 0011: Output D active, all others high impedance 01XX: All outputs high impedance (open) 1000: Output A active, all others shunted to GND 1001: Output B active, all others shunted to GND 1010: Output C active, all others shunted to GND 1011: Output D active, all others shunted to GND 11XX: All outputs shunted to GND (default) |
| 6:0 | Х | Reserved |

Note: Any change to individual DAC configuration settings resets the affected DAC code to 0000h.

9-Channel, 14-Bit Current DAC with SPI Interface

0Eh: Status/Revision Readback Command Register

| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|----------|----------|---------|----|----|-------|---------|---|
| NAME | PRO_TEMP | OVR_TEMP | HI_TEMP | X | | PART_ | ID[3:0] | |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|-------|--------|---|---|---|---|---|
| NAME | | REV_I | D[3:0] | | X | X | X | X |
| DEFAULT | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT | NAME | DESCRIPTION |
|------|--------------|--|
| 15 | PRO_TEMP | Overtemperature Protection Indicator 0: Normal operation 1: Device overtemperature protection engaged |
| 14 | OVR_TEMP | Overtemperature Warning Indicator 0: Normal operation 1: Device temperature is too high (exceeding protection limit) |
| 13 | HI_TEMP | High-Temperature Warning Indicator 0: Normal operation 1: Device temperature is high (nearing protection limit) |
| 12 | X | Reserved |
| 11:8 | PART_ID[3:0] | Part ID Code (0001) |
| 7:4 | REV_ID[3:0] | Revision Code (0100) |
| 3:0 | X | Reserved |

9-Channel, 14-Bit Current DAC with SPI Interface

0Fh: Software Reset Command Register

| ĭ | | 1 | | ĺ | | 1 | | 1 |
|-------------|--------|--------|----------|------------|------------|------------|--------|------------|
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| NAME | RST | STDBY | SW_CLR | X | X | X | X | Х |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| , | | · | | | | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT NAME | 7 × | 6 X | 5 | 4 X | 3 × | 2 X | 1 X | 0 X |

| BIT | NAME | DESCRIPTION |
|------|--------|---|
| 15 | RST | Global Reset (identical to a POR) 0: No operation 1: Reset: All DAC modes, configurations, and codes are returned to their default settings Not Persistent: The reset operation is contained within the command. It is not necessary to issue a second 0Fh command to remove the reset condition. |
| 14 | STDBY | Global Standby (identical to a global power-down) 0: No operation 1: Standby: All DAC codes are set to zero, but retain all configuration information Not Persistent: The standby operation is contained within the command. It is not necessary to issue a second 0Fh command to remove the standby condition. Exclusive: If RST and STDBY are requested, STDBY is not issued. |
| 13 | SW_CLR | Software Clear 0: No operation/remove SW_CLR 1: Assert SW_CLR Persistent: The status of SW_CLR remains in effect until changed by a later 0Fh command. Exclusive: If SW_CLR and RST and/or STDBY are requested, SW_CLR is not issued. |
| 12:0 | X | Reserved |

Note: A software reset or standby command is required to exit overtemperature-protection mode once engaged (software clear does not qualify for an exit).

10h: Group DAC (1 to 9) Code Command Register

| | | | | | - | • • | | _ |
|---------|-----|-----|-----|-----|----|-----|----|----|
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| NAME | B13 | B12 | B11 | B10 | B9 | B8 | В7 | B6 |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | B5 | B4 | В3 | B2 | B1 | В0 | X | Х |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT | NAME | DESCRIPTION |
|------|---------|---|
| 15:2 | B[13:0] | Group DAC Code Setting in Straight Binary Format. All DACs outputs update to code B[13:0] upon command completion. This command is primarily useful for speeding up testing and qualification. Deglitching circuitry is not activated by group DAC code operations. |
| 1:0 | Х | Reserved |

DEFAULT

9-Channel, 14-Bit Current DAC with SPI Interface

11h-1Bh: Individual DAC (1 to 9) Code Setting Registers

| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|-----|-----|-----|-----|----|----|----|----|
| NAME | B13 | B12 | B11 | B10 | В9 | B8 | B7 | В6 |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | B5 | B4 | B3 | B2 | B1 | В0 | Χ | X |

| BIT | NAME | DESCRIPTION |
|------|---------|--|
| 15:2 | B[13:0] | DAC Code Settings in Straight Binary Format 3FFFh = Full-scale output 0000h = Zero-scale output (GSW configuration settings apply) |
| 1:0 | X | Reserved |

Note: 11h–19h are DAC code settings for DACs 1–9, respectively. 1Ah is the sink mode setting for DAC 6. 1Bh is the shutter mode setting for DAC 6. See Table 2.

1Fh: DAC 6 Polarity Command Register

| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|--------|----|----|----|----|----|---|---|
| NAME | SW_POL | X | X | X | X | X | Х | X |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | Х | Х | Х | Х | Х | Х | Х | Х |
| DEFALLT | | | | | | | | _ |

| BIT | NAME | DESCRIPTION |
|------|--------|---|
| 15 | SW_POL | Software Polarity Control (to DAC 6 only) 0: Source-mode operation (0 to 300mA determined by 16h code, with GSW operation) 1: Sink-mode operation (0 to -60mA determined by 1Ah code, GSW operation disabled) |
| 14:0 | X | Reserved |

DAC 6 Polarity Operations

Software command 1Fh (SW_POL) or the CLR operation in shutter (01) mode controls the polarity of DAC 6. DAC 6 operates in a sink-current mode (0 to -60mA, determined by register 1Ah in sink mode) when SW_POL is set high. When the software command is used, the requested polarity is held in effect from the time when the 1Fh command requesting a polarity change is completed until a second 1Fh command requesting a polarity change operation is completed. When the shutter mode is used, DAC 6 remains in shutter mode as long as CLR is held high. The software- and CLR-driven polarity operations

are independently controlled and can be used individually or together without conflict. The device provides an internal logic-OR operation. Shutter allows the fast access to a programmable negative code, based on register 1Bh, from either a source or sink mode with a controlled return to the original operating state upon release.

Gate mode is activated by asserting the CLR or through the SW_CLR bit. If gate mode is activated while the DAC is set to sink mode, the DAC remains in sink mode, but the current is reduced to 0mA for the duration of the gating event.

9-Channel, 14-Bit Current DAC with SPI Interface




Figure 1. Minimum SPI Programming Operation

Table 3. SPI User Commands and Data Mapping with Clock Falling Edges (24-Bit Frame)

| EDGE | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |
|------|----|----|----|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|--------|
| DIN | R6 | R5 | R4 | R3 | R2 | R1 | R0 | R/W | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| DOUT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | 0 | High-Z |

Similarly, when reset mode is set, the DAC remains in sink mode, but the current is reduced to 0mA and remains there during and after the reset event. All source-, sink-, and shutter-mode current settings are reset to zero by this operation. Shutter mode is inaccessible while DAC 6 is configured for reset.

Regardless of polarity/shutter setting, DAC 6 continues to accept updated code settings for either source (16h), sink (1Ah), or shutter mode (1Bh) code registers, provided the DAC is not being held in any reset mode (through CLR or SW_CLR).

SPI Interface

The device features an SPI interface capable of clock speeds up to 25MHz. Figure 1 shows programming operation with 24 SCLK periods, which is the minimum for a valid frame.

For free-running SCLK applications, tCSHO is shown with respect to the SCLK falling edge preceding the first SCLK falling edge (optional cycles shown in gray). To abort a command sequence, the rise of $\overline{\text{CS}}$ must precede the 24th falling edge of SCLK by tCSA.

Table 3 shows how the contents of the user-command data are mapped into the command registry. The device requires a 1-byte command, also referred to as a register address. R[6:0] paired with a R/W bit, followed by a 2-byte data word, D[15:0]. Set R/W to 0 for a write. Set R/W to 1 for a read. A full 24-bit SPI command sequence is required for all SPI command operations, regardless of the number of data bits actually used for the command. Any commands terminating with less than a full 24-bit sequence are aborted without affecting the operation of the device, subject to tosa timing requirements. When a command sequence with more than 24 bits is provided. the command is executed on the 24th SCLK falling edge and the remainder of the command is ignored. In addition, the SPI interface elements are disabled to reduce transient current consumption.

All SPI commands cause the device to assume control of the DOUT line from the first SCLK edge through the 24th SCLK edge. Write-mode commands read out all zeros. After relinquishing the DOUT line, the device returns to a high-impedance mode. An optional bus hold circuit can be engaged to prevent leaving the DOUT line unbiased while not interfering with other devices on the bus. This is bit 13 in the General Configuration register (00h).

9-Channel, 14-Bit Current DAC with SPI Interface

CLR Interaction

The device's clear function allows the access of operation modes through a single input, CLR. Each DAC mode can be configured independently. The CLR input interacts with DAC code settings only. The CLR input does not interfere with configurations or readback operations. On-going SPI transfers continue uninterrupted when CLR is driven high. The effect of CLR being driven depends on the clear configurations of the individual DAC channel.

Code changes to any DAC channels configured in ignore (00), shutter (01), or gate (10) mode are recognized, regardless of the status of CLR. In shutter or gate mode, the DACs remain in the shutter or off positions for the duration of the CLR assertion. Once CLR is released, the DACs return to the most recently programmed output values.

Any DAC channels configured in reset (11) mode ignore code changes contained in the SPI commands during when CLR is or has been asserted. These channels do not recognize code-change commands until a subsequent $\overline{\text{CS}}$ high condition is recognized, if the removal of the clear condition is observed at least tCLRCS prior to the falling edge of $\overline{\text{CS}}$. In reset mode, the DAC code memories are reset to a zero code state and remain in that state until programmed by a subsequent command.

_Applications Information

Thermal Design

To reduce thermal resistance, include V_{DD} and ground planes in the application PCB. Connect the TQFN exposed pad to the ground plane through a large via. Connect the multiple V_{DD} inputs to the V_{DD} plane through multiple vias and bypass each V_{DD} pin with a separate $0.1\mu F$ capacitor as close as possible to the supply pin. Connect AGND and DGND to the ground plane.

Noise Immunity

Each VDD pin should be bypassed with a separate 0.1µF capacitor as close as possible to the supply pin. Pay particular attention to the ESR value of the capacitors and add a 100pF capacitor in parallel to each 100nF capacitor. Noise is particularly important in fiber applications; thus, it may be necessary to add 100pF capacitors to decouple the optional electrodes to ground. This ensures that any crosstalk between the interface and the DAC outputs caused by PCB parasitic is minimized.

_Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (foot-prints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | OUTLINE NO. | LAND PATTERN NO. |
|-----------------|-----------------|----------------|--------------------------------|
| 36 WLP | W363A3+1 | 21-0024 | Refer to Application Note 1891 |
| 32 TQFN-EP | T3255+4 | 21-0140 | 90-0012 |

9-Channel, 14-Bit Current DAC with SPI Interface

Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION | | | | |
|--------------------|---------------|--|--------------|--|--|--|
| 0 | 7/12 | Initial release | _ | | | |
| 1 | 9/12 | Released the WLP package and revised the <i>Electrical Characteristics</i> , Table 1, and the <i>01h–09h: Individual DAC (1 to 9) Configuration Registers</i> table. | 1, 2, 17, 21 | | | |
| 2 | 5/13 | Updated Note 3 in the <i>Electrical Characteristics</i> and revised the <i>DAC Outputs</i> section. | 6, 17 | | | |



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

27