## Am9111 Family

$256 \times 4$ Static RAM

## DISTINCTIVE CHARACTERISTICS

- Low operating power dissipation

125 mW typ.; 290 mW maximum - standard power
100 mW typ.; 175 mW maximum - low power

- DC standby mode reduces power up to $84 \%$
- High noise immunity - full 400 mV
- Uniform switching characteristics - access times insensitive to supply variations, addressing patterns and data patterns
- Output disable control
- Zero address setup and hold times for simplified timing


## GENERAL DESCRIPTION

The Am9111/Am91L11 series of devices are high-performance, low-power, 1024-bit, Static, Read/Write Random Access Memories. They offer a wide range of access times including versions as fast as 200 ns . Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory depth. The input data and output data signals are bussed together to share common I/O pins. This feature not only decreases the package size, but also helps eliminate external logic in bus-oriented memory systems
These memories may be operated in a DC standby mode for reductions of as much as $84 \%$ of the normal power dissipation. Data can be retained with a power supply as
low as 1.5 volts. The low power Am91L11 series offer reduced power dissipation during normal operating conditions and even lower dissipation in the standby mode.

The Chip Enable input control signals act as high order address lines and they control the write amplifier and the output buffers. The Output Disable signal provides independent control over the output state of enabled chips.

These devices are fully static and no refresh operations, sense amplifiers or clocks are required. Input and output signal levels are identical to TTL specifications, providing simplified interfacing and high noise immunity. The outputs will drive two full TTL loads for increased fan-out and better bus interfacing capability.

BLOCK DIAGRAM


4-176

| $\frac{\text { Publication }}{03256}$ | $\frac{\text { Rev. }}{\mathrm{D}}$ | $\frac{\text { Amendment }}{10}$ |
| :--- | :--- | :--- |
| Issue Date: May 1986 |  |  |



## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
AM9111
A. DEVICE NUMBER/DESCRIPTION

Am9111
$256 \times 4$ Static RAM
Am91L11 = Low-Power Version

| Valid Combinations |  |
| :--- | :--- |
| AM9111A |  |
| AM9111B |  |
| AM9111C |  |
| AM9111D |  |
| AM91L11A |  |
| PC, DC |  |
| AM91L11B |  |
| AM91L11C |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION

Am9111
$256 \times 4$ Static RAM
Am91L11 = Low-Power Version

| Valld Combinations |  |
| :--- | :--- |
| AM9111A |  |
| AM9111B |  |
| AM9111C |  |
| AM91L11A | /BVA |
| AM91L11B |  |
| AM91L11C |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ORDERING INFORMATION

## Commodity Products

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Temperature Range
B. Package Type
C. Device Number
D. Speed Option

D. SPEED OPTION

Blank $=1000 \mathrm{~ns}$
$-1=500 \mathrm{~ns}$
$A-4=400 \mathrm{~ns}$
$A=300 \mathrm{~ns}$
$A-4=250$ ns
C. DEVICE NUMBER/DESCRIPTION

2111
$256 \times 4$ Static RAM
B. PACKAGE TYPE
$P=18$-Pin Plastic DIP (PD 018
$C=18-\mathrm{Pin}$ Ceramic DIP (CD 018)
A. TEMPERATURE RANGE

Blank $=$ Commercial ( 0 to $+70^{\circ} \mathrm{C}$ )

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products

## PIN DESCRIPTION

$\mathrm{A}_{0}-\mathrm{A}_{7}$ Addresses (Input)
The 8-bit field presented at the address inputs selects one of the 256 memory locations to be read from - or written into - via the Data Input/Output lines.
I/O $\mathrm{O}_{1-\mathrm{I}} / \mathrm{O}_{4}$ Data Input/Output Lines (Input/Output) If $\bar{W} E$ is LOW, the data represented on the Data I/O lines can be written into the selected memory location. If WE is HIGH, the Data I/O lines represent the data read from the selected memory location.
$\overline{\text { CE1 }}, \overline{\mathrm{CE}} \mathbf{C h i p ~ E n a b l e ~ S i g n a l s ~ ( I n p u t ) ~}$
Read and Write cycles can be executed only when both CE1 and CE2 are LOW.
$\overline{\text { WE }} \overline{\text { Write Enable }}$ (Input, Active LOW)
Data is written into the memory if WE is LOW and read from the memory if $\overline{W E}$ is HIGH.

OD Output Disable (Input)
Read cycles can be executed only when OD is LOW.

## FUNCTIONAL DESCRIPTION

## Applications

These memory products provide all of the advantages of AMD's other static N -channel memory circuits: +5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low-power versions available, high speed, high output drive, etc. In addition, the Am9111 series features a $256 \times 4$ organization with common pins used for both Data In and Data Out signals.

This bussed I/O approach cuts down the package pin count allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirec-
tional data bus. The Am9111 memories can connect directly to such a processor since the common 1/O pins act as a bidirectional data bus.

The Output Disable control signal is provided to prevent signal contention for the bus lines, and to simplify tri-state bus control in the external circuitry. If the chip is enabled and the output is enabled and the memory is in the Read state, then the output buffers will be impressing data on the bus lines. At that point, if the external system tries to drive the bus with data, in preparation for a write operation, there will be conflict for domination of the bus lines. The Output Disable signal allows the user direct control over the output buffers, independent of the state of the memory. Although there are alternative ways to resolve the conflict, normally Output Disable will be held HIGH during a write operation.

## ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature ............................ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied.................................. -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage .................................. 0.5 V to +7.0 V
DC Voltage Applied to Outputs............ -0.5 V to +7.0 V
DC Layout Voltage............................. 0.5 V to +7.0 V
Power Description.
. 1.0 W
DC Output Current ........................................................ 20 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES (Note 2)

Commercial (C) Devices
Temperature $\qquad$ .......... 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage +4.75 V to +5.25 V

Military (M) Devices*
Temperature .-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*


Notes: 1. Absolute maximum ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature
3. Guaranteed by characterization data. Data will be updated upon any process or design change which affects this parameter.
4. Test conditions assume signal transition times of 10 ns or less. Output load equals 1 TTL gate +100 pF . Input signal timing reference level $=1.5 \mathrm{~V}$, with input pulse levels of 0 to 3.0 V . Data output timing reference levels $=0.8$ and 2.0 V .
5. Both $\overline{C E 1}$ and CE2 must be true to enable the chip.
*See the last page of this spec for Group A Subgroup Testing information.

STANDBY OPERATING CONDITIONS over temperature range unless otherwise specified


## Power-Down Standby Operation

The Am9111/Am91L11 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering $V_{C C}$ to around 1.5-2.0 volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated
backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high-impedance OFF state during standby, the chip select should be held at $\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {CES }}$ during the entire standby cycle.

Typlcal Power Supply Current Versus Voltage

Typical Output Current Versus Voltage


Access Time Versus Vcc Normalized to $\mathrm{V}_{\mathrm{CC}}=+5.0$ Volts


Typical Power Supply Current Versus Ambient Temperature



OP000460


Typical $\mathrm{V}_{\mathbf{N}}$ Limits Versus Amblent Temperature


Typical $t_{A}$ Versus Ambient Temperature


OP001040

## Typical $\mathbf{t}_{\mathbf{A}}$ Versus $\mathbf{C}_{\mathbf{L}}$



SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 4)*

| No. | Parameter Symbol | Parameter Description | Am2111 |  | Am2111-2 |  | Am2111-1 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | $t_{\text {R }}$ | Read Cycle Time | 1000 |  | 650 |  | 500 |  | ns |
| 2 | $t_{A}$ | Access Time |  | 1000 |  | 650 |  | 500 | ns |
| 3 | $\mathrm{t}_{\mathrm{CO}}$ | Chip Enable to Output ON Delay (Note 5) |  | 800 |  | 400 |  | 350 | ns |
| 4 | tod | Output Disable to Output ON Delay |  | 700 |  | 350 |  | 300 | ns |
| 5 | ${ }_{\mathrm{O}} \mathrm{H}$ | Previous Read Data Valid with Respect to Address Change | 0 |  | 0 |  | 0 |  | ns |
| 6 | ${ }^{\text {t }}$ FF1 | Output Disable to Output OFF Delay (Note 3) | 0 | 200 | 0 | 150 | 0 | 150 | ns |
| 7 | tDF2 | Chip Enable to Output OFF Delay (Note 3) | 0 | 200 | 0 | 150 | 0 | 150 | ns |
| 8 | twe | Write Cycle Time | 1000 |  | 650 |  | 500 |  | ns |
| 9 | taw | Address Set-up Time | 150 |  | 150 |  | 100 |  | ns |
| 10 | twp | Write Pulse Width | 750 |  | 400 |  | 300 |  | ns |
| 11 | $\mathrm{t}_{\text {CW }}$ | Chip Enable Set-up Time (Note 1) | 900 |  | 550 |  | 400 |  | ns |
| 12 | twr | Address Hold Time | 50 |  | 50 |  | 50 |  | ns |
| 13 | tow | Input Data Set-up Time | 700 |  | 400 |  | 280 |  | ns |
| 14 | tDH | Input Data Hold Time | 100 |  | 100 |  | 100 |  | ns |


| No. | Parameter Symbol | Parameter Description | $\begin{aligned} & \text { Am9111A } \\ & \text { Am91L11A } \end{aligned}$ |  | $\begin{aligned} & \text { Am9111B } \\ & \text { Am91L11B } \end{aligned}$ |  | Am9111C Am91L11C |  | Am9111D |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | $t_{\text {RC }}$ | Read Cycle Time | 500 |  | 400 |  | 300 |  | 250 |  | ns |
| 2 | $t_{\text {A }}$ | Access Time |  | 500 |  | 400 |  | 300 |  | 250 | ns |
| 3 | tco | Chip Enable to Output ON Delay (Note 5) |  | 200 |  | 175 |  | 150 |  | 125 | ns |
| 4 | tod | Output Disable to Output ON Delay |  | 175 |  | 150 |  | 125 |  | 100 | ns |
| 5 | tOH | Previous Read Data Valid with Respect to Address Change | 40 |  | 40 |  | 40 |  | 30 |  | ns |
| 6 | tDF1 | Output Disable to Output OFF Delay | 5.0 | 125 | 5.0 | 100 | 5.0 | 100 | 5.0 | 75 | ns |
| 7 | tDF2 | Chip Enable to Output OFF Delay | 10 | 150 | 10 | 125 | 10 | 125 | 10 | 100 | ns |
| 8 | twc | Write Cycle Time | 500 |  | 400 |  | 300 |  | 250 |  | ns |
| 9 | $t_{\text {AW }}$ | Address Set-up Time | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| 10 | twp | Write Pulse Width | 225 |  | 200 |  | 175 |  | 150 |  | ns |
| 11 | tcw | Chip Enable Set-up Time (Note 5) | 175 |  | 150 |  | 125 |  | 100 |  | ns |
| 12 | tWR | Address Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 13 | tow | Input Data Set-up Time | 150 |  | 125 |  | 100 |  | 85 |  | ns |
| 14 | $\mathrm{t}_{\mathrm{DH}}$ | Input Data Hold Time | 15 |  | 15 |  | 15 |  | 15 |  | ns |

See notes following DC Characteristics table.
*See the last page of this spec for Group A Subgroup Testing information.


WF000591

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LI}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{PD}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PD}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| 2 | $\mathrm{t}_{\mathrm{A}}$ | $7,8,9,10,11$ |
| 3 | $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| 4 | $\mathrm{t}_{\mathrm{OD}}$ | $7,8,9,10,11$ |
| 5 | $\mathrm{t}_{\mathrm{OH}}$ | $7,8,9,10,11$ |
| 8 | $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| 9 | $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| 10 | $\mathrm{t}_{\mathrm{WP}}$ | $7,8,9,10,11$ |
| 11 | $\mathrm{t}_{\mathrm{CW}}$ | $7,8,9,10,11$ |
| 12 | $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |
| 13 | $\mathrm{t}_{\mathrm{DW}}$ | $7,8,9,10,11$ |
| 14 | $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

