

# RNA50C27A

## CMOS System-Reset IC

R03DS0064EJ0100

Rev.1.00

Aug 03, 2012

### Description

This IC facilitates complicated power-on and power-monitoring resets of microcomputers that require the 3.3-V and 1.8-V dual power supplies. It also facilitates change of delay time of reset signal by externally setting resistance and capacity for delay time. By employing complementary open-drain output, desired output such as open-drain output and CMOS output can be obtained.


### Functions

- 3.3-V detection voltage : 2.7 V
- Accuracy of 3.3-V detection voltage :  $\pm 1.0\%$
- Hysteresis of 3.3-V detection voltage : 5% Typ.
- 1.8-V detection voltage : 0.9 V Typ.
- Open-drain/CMOS output
- 1.8-V PMOS drive output
- Package : 8-pin SSOP-8/MMPAK-8
- Operating temperature : -40 to +85°C


### Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)	Surface Treatment
RNA50C27AUSEL-E	SSOP-8	PVSP0008KA-A	US	EL (3,000 pcs / Reel)	E (Sn-Bi)
RNA50C27AMMEL-E	MMPACK-8	PLSP0008JC-A	MM	EL (3,000 pcs / Reel)	E (Sn-Bi)

### Block Diagram



## Pin Arrangement



(Top view)

## Pin Description

Pin No.	Pin Name	Function
1	V <sub>DD</sub> 33	<p>Input power supply pin for 3.3 V voltage. Recommended operating range is V<sub>TH</sub>33 to 3.6 V. Set input voltage to 0.033 V/μs or less when starting up. If input voltage terminal V<sub>DD</sub>33 was momentary (V<sub>DD</sub>33 pin input voltage is lower than detection voltage state period of short), for discharge of external capacitance becomes insufficient, delay time will be very short. Please check if there is any problem as a system.</p>
2	<u>RESP</u>	<p>Pull-down when reset signal output pin. By connecting to <u>RESN</u> pin, CMOS output can be used.</p>
3	<u>RESN</u>	<p>Pull-up when reset signal output pin. By connecting to <u>RESP</u> pin, CMOS output can be used.</p>
4	GND	GND pin
5	SWG	<p>To be installed between 1.8 V power supply and 1.8 V voltage input of microcomputer, gate of PMOS is external control signal. It has been designed with load capacity of 2200 pF Typ., will change size of rise time/fall time of SWG capacity.</p>
6	V <sub>DD</sub> 18	<p>Input power supply pin for 1.8 V voltage. Recommended operating range is 1.65 V to V<sub>DD</sub>33. When terminal voltage is below 0.9 V Typ, and outputs high-level signal SWG.</p>
7	CRect	<p>Terminal is for determining Rext resistance and Cext capacitance of reset signal delay time. Resistance is recommended for more than 3.3 kΩ. Delay time is given by tDLY = Cext × Rext [s] Does not output reset signal when this pin is not high-level. Connect external resistor for V<sub>DD</sub>33 necessarily.</p>
8	<u>MR</u>	<p>This terminal outputs a reset signal manually. Has been pull-up internally 2 MΩ. If behavior is unstable, behavior is stabilized by connecting 220 pF to this pin to GND. In addition, or when connected to potential, such as V<sub>DD</sub>33 to force this pin to external, pulse width input to the <u>MR</u> be shorter than discharge time of CRect is, please note for delay normal can not be obtained.</p>

**Absolute Maximum Ratings**

(Ta = 25°C)

Item	Symbol	Terminal	Ratings	Unit	Remarks
Supply voltage	V <sub>DD33</sub>	V <sub>DD33</sub>	4.6	V	
	V <sub>DD18</sub>	V <sub>DD18</sub>	4.6		
Input voltage	V <sub>I</sub>	MR, CRect	-0.3 to V <sub>DD33</sub>	V	
Output voltage	V <sub>O</sub>	RESP, RESN	-0.3 to V <sub>DD33</sub>	V	
		SWG	-0.3 to V <sub>DD18</sub>		
Input current	I <sub>I</sub>	MR, CRect	20	mA	
Output current	I <sub>O</sub>	RESP, RESN, SWG	20	mA	
Supply current	I <sub>DD</sub>	V <sub>DD33</sub> , V <sub>DD18</sub>	25	mA	
Power dissipation	P <sub>T</sub>	—	160	mW	SSOP-8
			145		MMPAK-8
Storage temperature	T <sub>STG</sub>	—	-55 to +125	°C	

**Recommended Operating Conditions**

(Ta = 25°C)

Item	Symbol	Terminal	Min	Typ	Max	Unit	Remarks
Supply voltage	V <sub>DD33</sub>	V <sub>DD33</sub>	V <sub>TH33</sub>	—	3.6	V	
	V <sub>DD18</sub>	V <sub>DD18</sub>	1.65	—	V <sub>DD33</sub>		
Input voltage	V <sub>I</sub>	MR, CRect	0	—	V <sub>DD33</sub>	V	
Output voltage	V <sub>O</sub>	RESP	0	—	V <sub>DD33</sub>	V	
		RESN	0	—	V <sub>DD33</sub>		
		SWG	0	—	V <sub>DD18</sub>		
External resistor	Rext	CRect	3.3	—	—	kΩ	V <sub>DD33</sub> = 3.3V
External capacitor	Cext	CRect	—	Nolimit	—	F	
MR pin capacitor	C <sub>MR</sub>	MR	—	220	—	pF	
Driveable capacitor	C <sub>L</sub>	SWG	—	2200	—	pF	SWG output
Operating temperature	T <sub>a</sub>	—	-40	—	85	°C	

## Electrical Characteristics

### DC Characteristics

( $V_{DD33} = 3.3V$ ,  $V_{DD18} = 1.8V$ ,  $T_a = 25^\circ C$ ,  $R_{ext} = 10k\Omega$ )

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Quiescent supply current	$I_{DD33}$	0.6	2.0	8.0	$\mu A$	
	$I_{DD18}$	0.3	1.0	3.0		
Detection voltage	$V_{TH33}$	2.673	2.700	2.727	V	
	$V_{TH18H}$	1.2	—	—		
	$V_{TH18L}$	—	—	0.6		
Detection voltage temperature dependency	$\frac{\Delta V_{TH33}}{V_{TH33} \cdot \Delta T_a}$	—	(±100)	—	ppm/°C	
Detection voltage hysteresis	$V_{HYS}$	$V_{TH33} \times 1.03$	$V_{TH33} \times 1.05$	$V_{TH33} \times 1.08$	V	
MR	Low-level input voltage	$V_{IL}$	—	—	0.495	V
	High-level input voltage	$V_{IH}$	2.805	—	—	V
	Internal pull-up resistance	RMR	—	(2.0)	—	$M\Omega$
CMOS	Low-level output current	$I_{OL}$	5	15	20	$mA$
	High-level output current	$I_{OH}$	5	10	13	
RESP	Output leakage current	$I_{OLEAK}$	—	(0.1)	—	$\mu A$
	High-level output current	$I_{OH}$	5	10	13	$mA$
RESN	Low-level output current	$I_{OL}$	5	15	20	$mA$
	Output leakage current	$I_{OLEAK}$	—	(0.1)	—	$\mu A$
SWG	Low-level output current	$I_{OL}$	0.2	0.35	0.6	$mA$
	High-level output current	$I_{OH}$	1.0	3.0	6.0	
	Low-level output voltage	$V_{OL}$	—	—	0.1	V
	High-level output voltage	$V_{OH}$	1.7	—	—	SWG = OPEN

Note: When the voltage within  $V_{IL} < V_{IN} < V_{IH}$  is applied to  $\overline{MR}$  and  $V_{DD18}$  input by DC, oscillation may occur.

When  $\overline{RESP}$  output and  $\overline{RESN}$  short out and CMOS output is used.

### AC Characteristics

( $V_{DD33} = 3.3V$ ,  $V_{DD18} = 1.8V$ ,  $T_a = 25^\circ C$ ,  $R_{ext} = 10k\Omega$ ,  $R_L = 100k\Omega$ ,  $C_L = 15pF$ )

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
CMOS	Propagation delay time	$tpLH$	—	(500) * <sup>1</sup>	$\mu s$	
	$tpHL$	—	—	(100) * <sup>1</sup>		
RESP	Response time	$tr$	—	(100) * <sup>1</sup>	ns	
	$tf$	—	—	(100) * <sup>1</sup>		
RESP	Propagation delay time	$tpLH$	—	—	$\mu s$	
	$tpHL$	—	—	(100) * <sup>3</sup>		
RESN	Response time	$tr$	—	(100) * <sup>3</sup>	ns	
	$tf$	—	—	(100) * <sup>3</sup>		$\mu s$
RESN	Propagation delay time	$tpLH$	—	—	$\mu s$	
	$tpHL$	—	—	(100) * <sup>3</sup>		
RESN	Response time	$tr$	—	(100) * <sup>3</sup>	$\mu s$	
	$tf$	—	—	(100) * <sup>3</sup>		ns
SWG	Propagation delay time	$tpHL$	—	—	$\mu s$	$C_L = 2200pF$
	$tpLH$	—	—	100 * <sup>2</sup>		
SWG	Response time	$tf$	—	(10) * <sup>3</sup>	$\mu s$	$C_L = 2200pF$
	$tr$	—	(5) * <sup>3</sup>	—		
Delay time		$tDLY$	—	(93) * <sup>2</sup>	ms	$C_{ext} = 0.1\mu F$ , $R_{ext} = 1M\Omega$


Notes: ( ) is a design reference value.

\*1 Estimated from measured value of  $\overline{RESP}$ ,  $\overline{RESN}$  (Will vary considerably depending on conditions).

\*2 Edge is triggered 0 V→3.3 V, 3.3 V→0 V when change of maximum delay path  $V_{DD33}$ .

\*3 Signal to trigger  $\overline{MR}$ .

## Timing Chart



Note: MR has been pulled up to V<sub>CC</sub> by the internal resistance. Timing diagram is in phase with signal of V<sub>DD33</sub>.

## Table of Graphs

### DC Characteristics


Item	Symbol	vs. $V_{DD33}$	vs. $V_{DD18}$	vs. $T_a$	Other	Test Circuit
Quiescent supply current	$I_{DD33}$	Fig. 1-1	—	Fig. 3-1	—	1
	$I_{DD18}$	—	Fig. 2-1	Fig. 3-2	—	1
Detection voltage	$V_{TH33}$	—	—	Fig. 3-3	—	2
	$V_{TH18H}$	—	—	Fig. 3-5	—	3
	$V_{TH18L}$	—	—	Fig. 3-5	—	3
Detection voltage temperature dependency		—	—	—	—	2
Detection voltage hysteresis	$V_{HYS}$	—	—	Fig. 3-4	—	2
MR	Input voltage	$V_{IL}$	Fig. 1-2, 3	—	Fig. 3-6	—
		$V_{IH}$	Fig. 1-2, 3	—	Fig. 3-6	—
	Internal pulled-up resistor	RMR	—	—	Fig. 3-7	—
RESP	Output current	$I_{OLEAK}$	Fig. 1-4	—	Fig. 3-8	—
		$I_{OH}$	Fig. 1-5	—	Fig. 3-9	—
RESN	Output current	$I_{OL}$	Fig. 1-6	—	Fig. 3-10	—
		$I_{OLEAK}$	Fig. 1-7	—	Fig. 3-11	—
SWG	Output current	$I_{OL}$	—	Fig. 2-2	Fig. 3-12	—
		$I_{OH}$	—	Fig. 2-3	Fig. 3-13	—
						11

### AC Characteristics


Item	Symbol	vs. $V_{DD33}$	vs. $V_{DD18}$	vs. $T_a$	Other	Test Circuit	
RESP	Propagation delay time	$tpLH$	Fig. 1-8	—	Fig. 3-14	—	
		$tpHL$	Fig. 1-9	—	Fig. 3-15	—	
	Response time	$tr$	Fig. 1-10	—	Fig. 3-16	—	
		$tf$	Fig. 1-11	—	Fig. 3-17	—	
RESN	Propagation delay time	$tpLH$	Fig. 1-12	—	Fig. 3-18	—	
		$tpHL$	Fig. 1-13	—	Fig. 3-19	—	
	Response time	$tr$	Fig. 1-14	—	Fig. 3-20	—	
		$tf$	Fig. 1-15	—	Fig. 3-21	—	
SWG	Propagation delay time	$tpHL$	Fig. 1-16	—	Fig. 3-22	—	
		$tpLH$	Fig. 1-17	—	Fig. 3-23	—	
	Response time	$tf$	Fig. 1-18	—	Fig. 3-24	—	
		$tr$	Fig. 1-19	—	Fig. 3-25	—	
Delay time		$tDLY$	Fig. 1-20	Fig. 2-4	Fig. 3-26	Fig. 4-1	
						26	

## Test Circuits


1. Quiescent supply current,  $I_{DD33}$ ,  $I_{DD18}$









2. Detection voltage,  $V_{TH33}$










3. Detection voltage,  $V_{TH18H}$ ,  $V_{TH18L}$









4.  $\overline{MR}$  pin Input voltage Low-level / High-level,  $V_{IL}/V_{IH}$ 5.  $\overline{MR}$  pin Internal pulled-up resistor, RMR6. CMOS( $\overline{RESN}$ ) Output current Low-level,  $I_{OL}$ 




7. CMOS(RESP) Output current High-level,  $I_{OH}$ 8. RESP pin Output leakage current,  $I_{OLEAK}$ 9. RESN pin Output leakage current,  $I_{OLEAK}$ 

10. SWG Output voltage High-level,  $V_{OH}$ 11. SWG pin Output current High-level,  $I_{OH}$ 12. SWG Output voltage Low-level,  $V_{OL}$ 13. SWG pin Output current Low-level,  $I_{OL}$ 


14. Propagation delay time  $\overline{\text{RESP}}$ ,  $\text{tpLH}$ 15. Propagation delay time  $\overline{\text{RESN}}$ ,  $\text{tpLH}$ 16. Propagation delay time  $\text{SWG}$ ,  $\text{tpHL}$ 

17. Propagation delay time  $\overline{\text{RESP}}$ ,  $t_{\text{pHL}}$ 18. Propagation delay time  $\overline{\text{RESN}}$ ,  $t_{\text{pHL}}$ 19. Propagation delay time  $\text{SWG}$ ,  $t_{\text{pLH}}$ 

20. Rising Response time  $\overline{\text{RESP}}$ ,  $t_r$ 21. Rising Response time  $\overline{\text{RESN}}$ ,  $t_r$ 22. Falling Response time SWG,  $t_f$ 

23. Falling Response time  $\overline{\text{RESP}}$ ,  $t_f$ 24. Falling Response time  $\overline{\text{RESN}}$ ,  $t_f$ 25. Falling Response time SWG,  $t_r$ 

## 26. Delay time, tDLY



## Main Characteristics

Figure 1-1.  
Supply Current vs. Supply Voltage




Figure 1-2.  
Manual Reset Threshold Voltage of  
Reset Output vs. Supply Voltage




Figure 1-3.  
Manual Reset of Output Threshold  
Voltage SWG vs. Supply Voltage




Figure 1-4.  
RESP Output Leakage Current vs. Output Voltage











Figure 1-5.  
RESP Output Current vs. Output Voltage













Figure 1-18.  
SWG Output Rising Response Time vs. Supply Voltage




Figure 1-19.  
SWG Output Falling Response Time vs. Supply Voltage




Figure 1-20.  
Reset Output Delay Time vs. Supply Voltage




Figure 2-1.  
Supply Current vs. Supply Voltage




Figure 2-2.  
SWG Output Current vs. Output Voltage




Figure 2-3.  
SWG Output Current vs. Output Voltage












Figure 2-4.  
Reset Output Delay Time vs. Supply Voltage







**Figure 3-7.**  
Internal Pulled-up Resistor vs. Ambient Temperature




**Figure 3-8.**  
RESP Output Leakage Current vs. Ambient Temperature



**Figure 3-9.**  
RESP Output Current vs. Ambient Temperature



**Figure 3-10.**  
RESN Output Current vs. Ambient Temperature



**Figure 3-11.**  
RESN Output Leakage Current vs. Ambient Temperature




Figure 3-12.  
SWG Output Current vs. Ambient Temperature




Figure 3-14.  
RESP Output Rising Propagation Delay Time  
vs. Ambient Temperature




Figure 3-16.  
RESP Output Rising Response Time  
vs. Ambient Temperature




Figure 3-13.  
SWG Output Current vs. Ambient Temperature




Figure 3-15.  
RESP Output Falling Propagation Delay Time  
vs. Ambient Temperature







Figure 3-17.  
RESP Output Falling Response Time  
vs. Ambient Temperature




**Figure 3-18.**  
RESN Output Rising Propagation Delay Time  
vs. Ambient Temperature




**Figure 3-19.**  
RESN Output Falling Propagation Delay Time  
vs. Ambient Temperature




**Figure 3-20.**  
RESN Output Rising Response Time  
vs. Ambient Temperature



**Figure 3-21.**  
RESN Output Falling Response Time  
vs. Ambient Temperature



**Figure 3-22.**  
SWG Output Falling Propagation Delay Time  
vs. Ambient Temperature



**Figure 3-23.**  
SWG Output Rising Propagation Delay Time  
vs. Ambient Temperature




Figure 3-24.  
SWG Output Falling Response Time  
vs. Ambient Temperature




Figure 3-25.  
SWG Output Rising Response Time  
vs. Ambient Temperature




Figure 3-26.  
Reset Output Delay Time vs. Ambient Temperature




Figure 4-1.  
Reset Output Delay Time vs. External Resistor







Figure 4-2.  
Reset Output Delay Time vs. External Capacitance



## Package Dimensions



### RNA50C27AUS



SSOP-8 Footprint Example


Note: These numbers on the diagram are reference values.  
Please adjust size, space, and other area of footprint as needed.

## RNA50C27AMM




## Taping and Reel Specifications


### SSOP-8



### MMPAK-8



## Mark Indication



(1)	Year code	The last digit of year
(2)	Month code	Starting in January "A", "B", "C", "D", "E", "F", "G", "H", "J", "K", "L", "M"
(3)	Week code	View Week of month, 1 week → "1"

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.  
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implants etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**  
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-65030, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

**Renesas Electronics Taiwan Co., Ltd.**  
13F, No. 363, Fu Shing North Road, Taipei, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632  
Tel: +65-6213-0200, Fax: +65-6278-8001

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics Korea Co., Ltd.**  
11F., Samik Laved' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141