


---

**Multi-band RF frequency synthesizer with integrated VCOs**

---

**Features**

- Integer-N frequency synthesizer
- Dual differential integrated VCOs with automatic center frequency calibration:
  - 3300 - 3900 MHz (Direct output)
  - 3800 - 4400 MHz (Direct output)
  - 1650 - 1950 MHz (Internal divider by 2)
  - 1900 - 2200 MHz (Internal divider by 2)
  - 825 - 975 MHz (Internal divider by 4)
  - 950 - 1100 MHz (Internal divider by 4)
- Excellent integrated phase noise
- Fast lock time: 150µs
- Dual modulus programmable prescaler (16/17 or 19/20)
- 2 programmable counters to achieve a feedback division ratio from 256 to 65551 (prescaler 16/17) and from 361 to 77836 (prescaler 19/20).
- Programmable reference frequency divider (10 bits)
- Phase frequency comparator and charge pump
- Programmable charge pump current
- Digital lock detector
- Dual digital bus Interface: SPI and I<sup>2</sup>C bus with a 3-bit programmable address (1100A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>)
- 3.3V power supply
- Power down mode (HW and SW)
- Small size exposed pad VFQFPN28 package 5x5x1.0mm
- Process: BICMOS 0.35µm SiGe

**Applications**

- 2.5G and 3G cellular infrastructure equipment
- CATV equipment
- Instrumentation and test equipment
- Other wireless communication systems

**Description**

The STMicroelectronics STW81101 is an integrated RF synthesizer with voltage controlled oscillators (VCOs). Showing high performance, high integration, low power, and multi-band performances, STW81101 is a low-cost one-chip alternative to discrete PLL and VCO solutions.

The STW81101 includes an Integer-N frequency synthesizer and two fully integrated VCOs featuring low phase-noise performance and a noise floor of -155dBc/Hz. The combination of wide frequency range VCOs (using center-frequency calibration over 32 sub-bands) and multiple output options (direct output, divided by 2, or divided by 4) allows coverage of the 825MHz-1100MHz, 1650MHz-2200MHz and 3300MHz-4400MHz bands.

The STW81101 is designed with STMicroelectronics advanced 0.35µm SiGe process.

# Contents

- 1      Block diagram and pin configuration ..... 6**
  - 1.1   Block diagram ..... 6
  - 1.2   Pin configuration ..... 7
  
- 2      Electrical specifications ..... 9**
  - 2.1   Absolute maximum ratings ..... 9
  - 2.2   Operating conditions ..... 9
  - 2.3   Digital logic levels ..... 9
  - 2.4   Electrical specifications ..... 10
  - 2.5   Phase noise specification ..... 12
  
- 3      Typical performance characteristics ..... 14**
  
- 4      General description ..... 17**
  
- 5      Circuit description ..... 18**
  - 5.1   Reference input stage ..... 18
  - 5.2   Reference divider ..... 18
  - 5.3   Prescaler ..... 18
  - 5.4   A and B counters ..... 19
  - 5.5   Phase frequency detector (PFD) ..... 20
  - 5.6   Lock detect ..... 20
  - 5.7   Charge pump ..... 20
  - 5.8   Voltage controlled oscillators ..... 22
    - 5.8.1   VCO selection ..... 22
    - 5.8.2   VCO frequency calibration ..... 22
    - 5.8.3   VCO voltage amplitude control ..... 23
  
- 6      I<sup>2</sup>C bus interface ..... 24**
  - 6.1   General features ..... 24
    - 6.1.1   Data validity ..... 24
    - 6.1.2   START and STOP conditions ..... 24
    - 6.1.3   Byte format and acknowledge ..... 25

6.1.4	Device addressing	25
6.1.5	Single-byte write mode	26
6.1.6	Multi-byte write mode	26
6.1.7	Current byte address read mode	26
6.2	Timing specification	27
6.3	I <sup>2</sup> C registers	29
6.3.1	Write-only registers	29
6.3.2	Read-only register	31
6.3.3	Default configuration	31
6.4	VCO calibration procedure	32
<b>7</b>	<b>SPI digital interface</b>	<b>33</b>
7.1	General features	33
7.2	Timing specification	34
7.3	Bit tables	35
7.3.1	Default configuration	37
7.4	VCO calibration procedure	37
<b>8</b>	<b>Application information</b>	<b>38</b>
8.1	Direct output	38
8.2	Divided by 2 output	40
8.3	Divided by 4 output	42
8.4	Evaluation kit	43
<b>9</b>	<b>Application diagram</b>	<b>44</b>
<b>10</b>	<b>Package mechanical data</b>	<b>45</b>
<b>11</b>	<b>Ordering information</b>	<b>47</b>
<b>12</b>	<b>Revision history</b>	<b>47</b>

## List of tables

Table 1.	Pin description . . . . .	7
Table 2.	Absolute maximum ratings . . . . .	9
Table 3.	Operating conditions (refer to <i>Figure 36: Application diagram</i> ) . . . . .	9
Table 4.	Digital logic levels . . . . .	9
Table 5.	Electrical specifications. . . . .	10
Table 6.	Phase noise specification . . . . .	12
Table 7.	Current value vs. selection . . . . .	21
Table 8.	VCO A performances versus amplitude setting (Freq=3.6GHz) . . . . .	23
Table 9.	VCO B performances vs. amplitude setting (Freq=4.1GHz) . . . . .	23
Table 10.	Single-byte write mode . . . . .	26
Table 11.	Multi-byte write mode . . . . .	26
Table 12.	Current byte address read mode . . . . .	26
Table 13.	Data and clock timing specifications . . . . .	27
Table 14.	Start and stop timing specifications . . . . .	28
Table 15.	Ack timing specifications. . . . .	28
Table 16.	Write-only registers. . . . .	29
Table 17.	Functional modes of the FUNCTIONAL_MODE register . . . . .	29
Table 18.	SPI data structure (MSB is sent first) . . . . .	34
Table 19.	Address decoder and outputs. . . . .	34
Table 20.	SPI timing specification. . . . .	34
Table 21.	Bits at 00h and ST1 . . . . .	35
Table 22.	Bits at 01h and ST2 . . . . .	36
Table 23.	Order code of the evaluation kit . . . . .	43
Table 24.	Package dimensions. . . . .	46
Table 25.	Order codes . . . . .	47
Table 26.	Document revision history . . . . .	47


## List of figures

Figure 1.	Block diagram . . . . .	6
Figure 2.	Pin connection (top view) . . . . .	7
Figure 3.	VCO A (direct output) open loop phase noise . . . . .	14
Figure 4.	VCO B (direct output) open loop phase noise . . . . .	14
Figure 5.	VCO A (direct output) closed loop phase noise at 3.6GHz ( $F_{STEP}=200\text{kHz}$ ; $F_{PFD}=200\text{kHz}$ ; $I_{CP}=3.5\text{mA}$ ) . . . . .	14
Figure 6.	VCO B (direct output) closed loop phase noise at 4.0GHz ( $F_{STEP}=200\text{kHz}$ ; $F_{PFD}=200\text{kHz}$ ; $I_{CP}=4\text{mA}$ ) . . . . .	14
Figure 7.	VCO A (div. by 2 output) closed loop phase noise at 1.8GHz ( $F_{STEP}=200\text{kHz}$ ; $F_{PFD}=400\text{kHz}$ ; $I_{CP}=2\text{mA}$ ) . . . . .	15
Figure 8.	VCO B (div. by 2 output) closed loop phase noise at 2.0GHz ( $F_{STEP}=200\text{kHz}$ ; $F_{PFD}=400\text{kHz}$ ; $I_{CP}=3\text{mA}$ ) . . . . .	15
Figure 9.	VCO A (div. by 4 output) closed loop phase noise at 900MHz ( $F_{STEP}=200\text{kHz}$ ; $F_{PFD}=800\text{kHz}$ ; $I_{CP}=1.5\text{mA}$ ) . . . . .	15
Figure 10.	VCO B (div. by 4 output) closed loop phase noise at 1.0GHz ( $F_{STEP}=200\text{kHz}$ ; $F_{PFD}=800\text{kHz}$ ; $I_{CP}=1.5\text{mA}$ ) . . . . .	15
Figure 11.	PFD frequency spurs (direct output; $F_{PFD}=200\text{kHz}$ ) . . . . .	16
Figure 12.	PFD frequency spurs (div. by 2 output; $F_{PFD}=400\text{kHz}$ ) . . . . .	16
Figure 13.	PFD frequency spurs (div. by 4 output; $F_{PFD}=800\text{kHz}$ ) . . . . .	16
Figure 14.	Settling time (final frequency=1.8 GHz; $F_{PFD}=400\text{kHz}$ ; $I_{CP}=2\text{mA}$ ) . . . . .	16
Figure 15.	Reference frequency input buffer . . . . .	18
Figure 16.	VCO divider diagram . . . . .	19
Figure 17.	PFD diagram . . . . .	20
Figure 18.	Loop filter connection . . . . .	21
Figure 19.	VCO sub-bands frequency characteristics . . . . .	22
Figure 20.	Data validity . . . . .	24
Figure 21.	START and STOP conditions . . . . .	25
Figure 22.	Byte format and acknowledge . . . . .	25
Figure 23.	Data and clock . . . . .	27
Figure 24.	Start and stop . . . . .	27
Figure 25.	Ack . . . . .	28
Figure 26.	SPI input and output bit order . . . . .	33
Figure 27.	SPI timing specification . . . . .	34
Figure 28.	Differential/single-ended output network (MATCH_LC_LUMP_4G_DIFF.dsn) . . . . .	38
Figure 29.	LC lumped balun and matching network (MATCH_LC_LUMP_4G.dsn) . . . . .	39
Figure 30.	Evaluation board (EVB4G) matching network (MATCH_EVB4G.dsn) . . . . .	40
Figure 31.	Differential/single-ended output network (MATCH_LC_LUMP_2G_DIFF.dsn) . . . . .	40
Figure 32.	LC lumped balun for divided by 2 output (MATCH_LC_LUMP_2G.dsn) . . . . .	41
Figure 33.	Evaluation board (EVB2G) matching network (MATCH_EVB2G.dsn) . . . . .	41
Figure 34.	LC lumped balun for divided by 4 output (MATCH_LC_LUMP_1G.dsn) . . . . .	42
Figure 35.	Evaluation board (EVB1G) matching network (MATCH_EVB1G.dsn) . . . . .	43
Figure 36.	Application diagram . . . . .	44
Figure 37.	VFQFPN28 mechanical drawing ( <i>Note 1</i> ) . . . . .	45

# 1 Block diagram and pin configuration

## 1.1 Block diagram

Figure 1. Block diagram



## 1.2 Pin configuration

Figure 2. Pin connection (top view)




Table 1. Pin description

Pin No	Name	Description	Observation
1	VDD_VCOA	VCOA power supply	
2	VDD_DIV2	Divider by 2 power supply	
3	VDD_OUTBUF	Output buffer power supply	
4	OUTBUFP	LO buffer positive output	Open collector
5	OUTBUFN	LO buffer negative output	Open collector
6	VDD_DIV4	Divider by 4 power supply	
7	VDD_VCOB	VCOB power supply	
8	VDD_ESD	ESD positive rail power supply	
9	VCTRL	VCO control voltage	

Table 1. Pin description (continued)

Pin No	Name	Description	Observation
10	ICP	PLL charge pump output	
11	REXT	External resistance connection for PLL charge pump	
12	VDD_CP	Power supply for charge pump	
13	TEST1	Test input 1	For test purposes only; must be connected to GND
14	LOCK_DET	Lock detector	CMOS output
15	TEST2	Test input 2	For test purposes only; must be connected to GND
16	REF_CLK	Reference clock input	
17	VDD_PLL	PLL digital power supply	
18	EXTVCO_INN	External VCO negative input	For test purposes only; must be connected to GND
19	EXTVCO_INP	External VCO positive input	For test purposes only; must be connected to GND
20	VDD_BUFVCO	VCO buffer power supply	
21	DBUS_SEL	Digital Bus Interface select	CMOS input
22	VDD_DBUS	SPI and I <sup>2</sup> C bus power supply	
23	EXT_PD	Power down hardware '0' device ON; '1' device OFF	CMOS input
24	SDA/DATA	I2CBUS/SPI data line	CMOS Bidir Schmitt triggered
25	SCL/CLK	I2CBUS/SPI clock line	CMOS input
26	ADD0/LOAD	I2CBUS address select pin/ SPI load line	CMOS input
27	ADD1	I2CBUS address select pin	CMOS input
28	ADD2	I2CBUS address select pin	CMOS input



## 2 Electrical specifications

### 2.1 Absolute maximum ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Values	Unit
$V_{CC}$	Analog supply voltage	0 to 4.6	V
$DV_{CC}$	Digital supply voltage	0 to 4.6	V
$T_{stg}$	Storage temperature	-65 to 150	°C
ESD	Electrical static discharge		
	- HBM <sup>(1)</sup>	4	KV
	- CDM-JEDEC standard	1.5	
- MM	0.2		

1. The maximum rating of the ESD protection circuitry on pin 4 and pin 5 is 800V.

### 2.2 Operating conditions

**Table 3. Operating conditions (refer to [Figure 36: Application diagram](#))**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$V_{DD}$	Analog supply voltage		3.0	3.3	3.6	V
$DV_{DD}$	Digital supply voltage		3.0	3.3	3.6	V
$I_{VDD1}$	$V_{DD1}$ current consumption				100	mA
$I_{VDD2}$	$V_{DD2}$ current consumption				15	mA
$T_{amb}$	Operating ambient temperature		-40		85	°C
$T_j$	Maximum junction temperature				125	°C
$R_{th j-amb}$	Junction to ambient package thermal resistance	Multilayer JEDEC board		35		°C/W

### 2.3 Digital logic levels

**Table 4. Digital logic levels**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$V_{il}$	Low level input voltage				$0.2 \cdot V_{DD}$	V
$V_{ih}$	High level input voltage		$0.8 \cdot V_{DD}$			V
$V_{hyst}$	Schmitt trigger hysteresis		0.8			V
$V_{ol}$	Low level output voltage				0.4	V
$V_{oh}$	High level output voltage		$0.85 \cdot V_{DD}$			V

## 2.4 Electrical specifications

All the electrical specifications are intended at 3.3V supply voltage.

**Table 5. Electrical specifications**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
<b>Output frequency range</b>						
F <sub>OUTA</sub>	Output frequency range with VCOA	Direct output	3300		3900	MHz
		Divider by 2	1650		1950	MHz
		Divider by 4	825		975	MHz
F <sub>OUTB</sub>	Output frequency range with VCOB	Direct output	3800		4400	MHz
		Divider by 2	1900		2200	MHz
		Divider by 4	950		1100	MHz
<b>VCO dividers</b>						
N	VCO divider ratio	Prescaler 16/17	256		65551	
		Prescaler 19/20	361		77836	
<b>Reference clock and phase frequency detector</b>						
F <sub>ref</sub>	Reference input frequency		10		200	MHz
	Reference input sensitivity <sup>(1)</sup>		0.35	1	1.5	V <sub>peak</sub>
R	Reference divider ratio		2		1023	
F <sub>PFD</sub>	PFD input frequency				16	MHz
F <sub>STEP</sub>	Frequency step <sup>(2)</sup>	Prescaler 16/17	F <sub>OUT</sub> /65551		F <sub>OUT</sub> /256	Hz
		Prescaler 19/20	F <sub>OUT</sub> /77836		F <sub>OUT</sub> /361	Hz
<b>Charge pump</b>						
I <sub>CP</sub>	ICP sink/source <sup>(3)</sup>	3bit programmable			5	mA
V <sub>OCP</sub>	Output voltage compliance range		0.4		V <sub>dd</sub> -0.3	V
	Spurious <sup>(4)</sup>	Direct output (F <sub>PFD</sub> = 200kHz)		-75		dBc
		Divider by 2 (F <sub>PFD</sub> = 400kHz)		-84		dBc
		Divider by 4 (F <sub>PFD</sub> = 800kHz)		-92		dBc
<b>VCOs</b>						
K <sub>VCOA</sub>	VCOA sensitivity <sup>(5)</sup>	Lower frequency range	40	65	80	MHz/V
		Intermediate frequency range	60	80	100	MHz/V
		Higher frequency range	70	95	125	MHz/V
K <sub>VCOB</sub>	VCOB sensitivity <sup>(5)</sup>	Lower frequency range	35	60	80	MHz/V
		Intermediate frequency range	55	70	100	MHz/V
		Higher frequency range	60	80	120	MHz/V
	VCO A pushing <sup>(5)</sup>			6	10	MHz/V
	VCO B pushing <sup>(5)</sup>			11	16	MHz/V

Table 5. Electrical specifications (continued)

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$V_{CTRL}$	VCO control voltage <sup>(5)</sup>		0.4		3	V
	LO harmonic spurious <sup>(5)</sup>				-20	dBc
$I_{VCOA}$	VCOA current consumption	$F_{VCO}=3.6\text{GHz}$ ; amplitude [11]		27		mA
		$F_{VCO}=3.6\text{GHz}$ ; amplitude [00]		15		mA
$I_{VCOB}$	VCOB current consumption	$F_{VCO}=4.1\text{GHz}$ ; amplitude [11]		24		mA
		$F_{VCO}=4.1\text{GHz}$ ; amplitude [00]		13		mA
$I_{VCOBUF}$	VCO buffer consumption			15		mA
$I_{DIV2}$	Divider by 2 consumption			17		mA
$I_{DIV4}$	Divider by 4 consumption			13		mA
<b>LO output buffer</b>						
$P_{LO}$	Output level			0		dBm
$R_L$	Return loss <sup>(5)</sup>	Matched to 50 ohms		15		dB
$I_{OUTBUF}$	Current consumption	DIV4 buff		27		mA
		DIV2 buff		23		mA
		Direct output		39		mA
<b>External VCO (for test purposes only)</b>						
	Frequency range		3.3		4.4	GHz
	Input level		0		+6	dBm
	Current consumption	VCO internal buffer		15		mA
<b>PLL miscellaneous</b>						
$I_{PLL}$	Current consumption	Input buffer, prescaler, digital dividers, misc.		12		mA
$t_{lock}$	Lock up time <sup>(5),(6)</sup>	25 kHz PLL bandwidth; within 1 ppm of frequency error		150		$\mu\text{s}$

1. In order to achieve best phase noise performance 1V peak level is suggested.
2. The frequency step is related to the PFD input frequency as follows:
  - $F_{step} = F_{PFD}$  for direct output
  - $F_{step} = F_{PFD}/2$  for divided by 2 output
  - $F_{step} = F_{PFD}/4$  for divided by 4 output
3. See the relationship between ICP and REXT in [Section 5.7: Charge pump](#).
4. The level of the spurs may change depending on PFD frequency, charge pump current, selected channel and PLL loop BW.
5. Guaranteed by design and characterization.
6. Frequency jump from 1950 to 1800 MHz; it includes the time required by the VCO calibration procedure (7  $F_{PFD}$  cycles with  $F_{PFD}=400\text{kHz}$ ).

## 2.5 Phase noise specification

Table 6. Phase noise specification

Parameter	Test conditions	Min	Typ	Max	Unit
<b>Phase noise performance<sup>(1)</sup></b>					
<b>Inband phase noise floor – closed loop<sup>(2)</sup></b>					
Normalized inband phase noise floor	ICP=4mA, PLL BW = 50kHz; including reference clock contribution		-222		dBc/Hz
Inband phase noise floor direct output	ICP=4mA, PLL BW = 50kHz; including reference clock contribution	-222+20log(N)+10log(F <sub>PPFD</sub> )			dBc/Hz
Inband phase noise floor divider by 2		-228+20log(N)+10log(F <sub>PPFD</sub> )			dBc/Hz
Inband phase noise floor divider by 4		-234+20log(N)+10log(F <sub>PPFD</sub> )			dBc/Hz
<b>PLL integrated phase noise – direct output</b>					
Integrated phase noise 100Hz to 40MHz	F <sub>OUT</sub> = 4 GHz, F <sub>PPFD</sub> = 200kHz, F <sub>STEP</sub> =200 kHz, PLL BW = 15kHz, ICP=4mA		-36		dBc
			1.3		° rms
<b>PLL integrated phase noise – divider by 2</b>					
Integrated phase noise 100Hz to 40MHz	F <sub>OUT</sub> = 2 GHz, F <sub>PPFD</sub> = 400kHz, F <sub>STEP</sub> =200 kHz, PLL BW = 25kHz, ICP=3mA		-43		dBc
			0.55		° rms
<b>PLL integrated phase noise – divider by 4</b>					
Integrated phase noise 100Hz to 40MHz	F <sub>OUT</sub> = 1 GHz, F <sub>PPFD</sub> = 800kHz, F <sub>STEP</sub> =200 kHz, PLL BW = 25kHz, ICP=1.5mA		-51		dBc
			0.23		° rms
<b>VCO A direct (3300MHz-3900MHz) – open loop<sup>(3)</sup></b>					
Phase noise @ 1 kHz			-56		dBc/Hz
Phase noise @ 10 kHz			-83		dBc/Hz
Phase noise @ 100 kHz			-106		dBc/Hz
Phase noise @ 1 MHz			-129		dBc/Hz
Phase Noise @ 10 MHz			-149		dBc/Hz
Phase Noise @ 40 MHz			-159		dBc/Hz
<b>VCO B direct (3800MHz-4400MHz) – open loop<sup>(3)</sup></b>					
Phase noise @ 1 kHz			-55		dBc/Hz
Phase noise @ 10 kHz			-83		dBc/Hz
Phase noise @ 100 kHz			-106		dBc/Hz
Phase noise @ 1 MHz			-128		dBc/Hz
Phase noise @ 10 MHz			-148		dBc/Hz
Phase noise @ 40 MHz			-158		dBc/Hz

Table 6. Phase noise specification (continued)

Parameter	Test conditions	Min	Typ	Max	Unit
<b>VCO A with divider by 2 (1650MHz-1950MHz) – open loop<sup>(3)</sup></b>					
Phase noise @ 1 kHz			-62		dBc/Hz
Phase noise @ 10 kHz			-89		dBc/Hz
Phase noise @ 100 kHz			-112		dBc/Hz
Phase noise @ 1 MHz			-135		dBc/Hz
Phase noise @ 10 MHz			-151.5		dBc/Hz
Phase noise floor @ 40 MHz			-155		dBc/Hz
<b>VCO B with divider by 2 (1900MHz-2200MHz) – open loop<sup>(3)</sup></b>					
Phase noise @ 1 kHz			-61		dBc/Hz
Phase noise @ 10 kHz			-89		dBc/Hz
Phase noise @ 100 kHz			-112		dBc/Hz
Phase noise @ 1 MHz			-134		dBc/Hz
Phase noise @ 10 MHz			-151.5		dBc/Hz
Phase noise floor @ 40 MHz			-155		dBc/Hz
<b>VCO A with divider by 4 (825MHz-975MHz) – open loop<sup>(3)</sup></b>					
Phase noise @ 1 kHz			-68		dBc/Hz
Phase noise @ 10 kHz			-95		dBc/Hz
Phase noise @ 100 kHz			-118		dBc/Hz
Phase noise @ 1 MHz			-141		dBc/Hz
Phase noise @ 10 MHz			-154		dBc/Hz
Phase noise floor @ 40 MHz			-155		dBc/Hz
<b>VCO B with divider by 4 (950MHz-1100MHz) – open loop<sup>(3)</sup></b>					
Phase noise @ 1 kHz			-67		dBc/Hz
Phase noise @ 10 kHz			-95		dBc/Hz
Phase noise @ 100 kHz			-118		dBc/Hz
Phase noise @ 1 MHz			-140		dBc/Hz
Phase noise @ 10 MHz			-154		dBc/Hz
Phase noise floor @ 40 MHz			-155		dBc/Hz


- Phase noise SSB.  
VCO amplitude setting to value [11].  
All the closed-loop performances are specified using a reference clock signal at 76.8 MHz with phase noise of -135dBc/Hz @1kHz offset, -145dBc/Hz @10kHz offset and -149.5dBc/Hz of noise floor.
- Normalized PN = Measured PN – 20log(N) – 10log(F<sub>PFD</sub>) where N is the VCO divider ratio (N=B\*P+A) and F<sub>PFD</sub> is the comparison frequency at the PFD input
- Typical Phase Noise at centre band frequency

An evaluation kit is available upon request, including a powerful simulation tool (STWPLLSim) that allows a very accurate estimation of the device's phase noise according to the desired project parameters (VCO frequency, selected output stage, reference clock, frequency step, and so on); refer to [Chapter 8: Application information](#) for more details.


### 3 Typical performance characteristics

Phase noise is measured with the Agilent E5052A Signal Source Analyzer. All closed-loop measurements are done with  $F_{STEP}=200$  kHz, with the  $F_{PFD}$  and charge pump current properly set. The loop filter configuration is depicted in [Figure 36: Application diagram](#), and the reference clock signal is at 76.8 MHz with phase noise of  $-135$  dBc/Hz @ 1 kHz offset,  $-145$  dBc/Hz @ 10 kHz offset and  $-149.5$  dBc/Hz of noise floor.


**Figure 3. VCO A (direct output) open loop phase noise**




**Figure 4. VCO B (direct output) open loop phase noise**




**Figure 5. VCO A (direct output) closed loop phase noise at 3.6GHz**  
 $(F_{STEP}=200$  kHz;  $F_{PFD}=200$  kHz;  
 $I_{CP}=3.5$  mA)




**Figure 6. VCO B (direct output) closed loop phase noise at 4.0GHz**  
 $(F_{STEP}=200$  kHz;  $F_{PFD}=200$  kHz;  
 $I_{CP}=4$  mA)




**Figure 7. VCO A (div. by 2 output) closed loop phase noise at 1.8GHz (F<sub>STEP</sub>=200kHz; F<sub>PPD</sub>=400kHz; I<sub>CP</sub>=2mA)**



**Figure 8. VCO B (div. by 2 output) closed loop phase noise at 2.0GHz (F<sub>STEP</sub>=200kHz; F<sub>PPD</sub>=400kHz; I<sub>CP</sub>=3mA)**



**Figure 9. VCO A (div. by 4 output) closed loop phase noise at 900MHz (F<sub>STEP</sub>=200kHz; F<sub>PPD</sub>=800kHz; I<sub>CP</sub>=1.5mA)**



**Figure 10. VCO B (div. by 4 output) closed loop phase noise at 1.0GHz (F<sub>STEP</sub>=200kHz; F<sub>PPD</sub>=800kHz; I<sub>CP</sub>=1.5mA)**




Figure 11. PFD frequency spurs (direct output;  $F_{PFD}=200\text{kHz}$ )




Figure 12. PFD frequency spurs (div. by 2 output;  $F_{PFD}=400\text{kHz}$ )




Figure 13. PFD frequency spurs (div. by 4 output;  $F_{PFD}=800\text{kHz}$ )





Figure 14. Settling time (final frequency=1.8 GHz;  $F_{PFD}=400\text{kHz}$ ;  $I_{CP}=2\text{mA}$ )





## 4 General description

*Figure 1: Block diagram* shows the separate blocks that, when integrated, form an Integer-N PLL frequency synthesizer.

The STW81101 consists of two internal low-noise VCOs with buffer blocks, a divider by 2, a divider by 4, a low-noise PFD (phase frequency detector), a precise charge pump, a 10-bit programmable reference divider, two programmable counters and a programmable dual-modulus prescaler. The 5-bit A-counter and 12-bit B-counter, in conjunction with the dual modulus prescaler  $P/P+1$  (16/17 or 19/20), implement an N integer divider, where  $N = B \cdot P + A$ . The division ratio of both reference and VCO dividers is controlled through the selected digital interface (I<sup>2</sup>C bus or SPI).

The selection of the digital interface type is done by the proper hardware connection of the pin DBUS\_SEL (0 V for I<sup>2</sup>C bus, 3.3 V for SPI).


All devices operate with a power supply of 3.3 V and can be powered down when not in use.

## 5 Circuit description

### 5.1 Reference input stage

The reference input stage is shown in [Figure 15](#). The resistor network feeds a DC bias at the  $F_{ref}$  input while the inverter used as the frequency reference buffer is AC coupled.

**Figure 15. Reference frequency input buffer**



### 5.2 Reference divider

The 10-bit programmable reference counter allows division of the input reference frequency to produce the input clock to the PFD. The division ratio is programmed through the digital interface.

### 5.3 Prescaler

The dual-modulus prescaler  $P/P+1$  takes the CML clock from the VCO buffer and divides it down to a manageable frequency for the CMOS A and B counters. The modulus  $P$  is programmable and can be set to 16 or 19. The prescaler is based on a synchronous 4/5 core whose division ratio depends on the state of the modulus input.

## 5.4 A and B counters

The 5-bit A-counter and 12-bit B-counter, in conjunction with the selected dual modulus (16/17 or 19/20) prescaler, make it possible to generate output frequencies which are spaced only by the reference frequency divided by the reference division ratio. Thus, the division ratio and the VCO output frequency are given by these formulas:

$$N = B \times P + A$$

$$F_{VCO} = \frac{(B \times P + A) \times F_{ref}}{R}$$

where:

$F_{VCO}$ : output frequency of VCO

P: modulus of dual modulus prescaler (16 or 19 selected through the digital interface)

B: division ratio of the main counter

A: division ratio of the swallow counter


$F_{ref}$ : input reference frequency

R: division ratio of reference counter

N: division ratio of PLL

For a correct working of the VCO divider, B must be strictly higher than A. A can take any value ranging from 0 to 31. The range of N can vary from 256 to 65551 (P=16) or from 361 to 77836 (P=19).

**Figure 16. VCO divider diagram**




## 5.5 Phase frequency detector (PFD)

The PFD takes inputs from the reference and the VCO dividers and produces an output proportional to the phase error. The PFD includes a delay gate that controls the width of the anti-backlash pulse. This pulse ensures that there is no dead zone in the PFD transfer function.

Figure 17 is a simplified schematic of the PFD.

Figure 17. PFD diagram



## 5.6 Lock detect

This signal indicates that the difference between rising edges of both UP and DOWN PFD signals is found to be shorter than the fixed delay (roughly 5 ns). The Lock Detect signal is high when the PLL is locked and low when the PLL is unlocked. Lock Detect consumes current only during PLL transients.

## 5.7 Charge pump

This block drives two matched current sources,  $I_{UP}$  and  $I_{DOWN}$ , which are controlled respectively by UP and DOWN PFD outputs. The nominal value of the output current is controlled by an external resistor (to be connected to the REXT input pin) and a 3-bit word that allows selection among 8 different values.


The minimum value of the output current is:  $I_{MIN} = 2 \cdot V_{BG} / R_{EXT}$  ( $V_{BG} \sim 1.17$  V)

**Table 7. Current value vs. selection**

CPSEL2	CPSEL1	CPSEL0	Current	Value for REXT=4.7 KΩ
0	0	0	$I_{MIN}$	0.5 mA
0	0	1	$2 \cdot I_{MIN}$	1.0 mA
0	1	0	$3 \cdot I_{MIN}$	1.5 mA
0	1	1	$4 \cdot I_{MIN}$	2.0 mA
1	0	0	$5 \cdot I_{MIN}$	2.5 mA
1	0	1	$6 \cdot I_{MIN}$	3.0 mA
1	1	0	$7 \cdot I_{MIN}$	3.5 mA
1	1	1	$8 \cdot I_{MIN}$	4.0 mA

*Note:* The current is output on pin ICP. During VCO auto calibration, the ICP and VCTRL pins are forced to VDD/2

**Figure 18. Loop filter connection**



## 5.8 Voltage controlled oscillators

### 5.8.1 VCO selection

The STW81101 integrates two low-noise VCOs to cover a wide band from:

- 3300MHz to 4400MHz (direct output)
- 1650MHz to 2200MHz (selecting divider by 2)
- 825MHz to 1100MHz (selecting divider by 4)

VCO A frequency range is 3300 MHz to 3900MHz.

VCO B frequency range 3800 MHz to 4400MHz.


### 5.8.2 VCO frequency calibration

Both VCOs can operate on 32 frequency ranges that are selected by adding or subtracting capacitors from the resonator. These frequency ranges are intended to cover the wide band of operation and compensate for process variation on the VCO center frequency.

The range is automatically selected when the SERCAL bit rises from 0 to 1. The charge pump is inhibited, and the ICP and VCTRL pins are at VDD/2 volts. The ranges are then tested with this VCO input voltage to select the one nearest to the desired output frequency ( $F_{OUT} = N \cdot F_{ref} / R$ ).

After this selection, the signal ENDCALB (which means End of Calibration) falls to 0, and the charge pump is once again enabled. Additionally, the SERCAL bit should be reset to 0 before the next channel step. To enable a fast settle, the PLL needs only to perform fine adjustment around VDD/2 on the loop filter to reach  $F_{OUT}$ .

Figure 19. VCO sub-bands frequency characteristics



The SERCAL bit should be set to 1 at each division ratio change. Note that to reset the auto calibrator state machine after a power-up, and before the first calibration in any case, the INITCAL bit should be set to 1 and back to 0 (the Power On Reset circuitry does this automatically). The calibration requires approximately 7 periods of the PFD frequency.

The maximum allowed  $F_{PFD}$  to perform the calibration process is 1 MHz. When using a higher  $F_{PFD}$ , follow the steps below:

1. Calibrate the VCO at the desired frequency with an  $F_{PFD}$  less than 1 MHz.
2. Set the A, B and R dividers ratio for the desired  $F_{PFD}$ .

### 5.8.3 VCO voltage amplitude control

The voltage swing of the VCOs can be adjusted over four levels by means of two dedicated programming bits (PLL\_A1 and PLL\_A0). This setting trades current consumption with phase noise performances of the VCO. Higher amplitudes provide best phase noise, whereas lower amplitudes save power.

[Table 8](#) gives the voltage swing level expected on the resonator nodes, the current consumption, and the phase noise @1MHz.

**Table 8. VCO A performances versus amplitude setting (Freq=3.6GHz)**

PLL_A[1:0]	Differential voltage swing (Vp)	Current consumption (mA)	PN @1MHz (dBc/Hz)
00	1.1	15	-124
01	1.3	16	-125
10	1.9	24	-128.5
11	2.1	27	-129

**Table 9. VCO B performances vs. amplitude setting (Freq=4.1GHz)**

PLL_A[1:0]	Differential voltage swing (Vp)	Current consumption (mA)	PN @1MHz (dBc/Hz)
00	1.1	13	-123
01	1.3	15	-125
10	1.9	22	-127.5
11	2.1	24	-128

## 6 I<sup>2</sup>C bus interface

The I<sup>2</sup>C bus interface is selected by hardware connection of the pin #21 (DBUS\_SEL) to 0 V.

Data is transmitted from microprocessor to the STW81101 through the 2-wire (SDA and SCL) I<sup>2</sup>C bus interface. The STW81101 is always a slave device.


The I<sup>2</sup>C bus protocol defines any device that sends data on the bus as a transmitter, and any device that reads the data as a receiver. The device controlling the data transfer is the master, and the others are slaves. The master always initiates the transfer and provides the serial clock for synchronization.

### 6.1 General features

#### 6.1.1 Data validity

Data changes on the SDA line must only occur when the SCL is low. SDA transitions while the clock is high are used to identify a START or STOP condition.

**Figure 20. Data validity**



#### 6.1.2 START and STOP conditions

##### START condition


A START condition is identified by a transition of the data bus SDA from high to low while the clock signal SCL is stable in the high state. A START condition must precede any data transfer command.

##### STOP condition

A STOP condition is identified by a transition of the data bus SDA from low to high while the clock signal SCL is stable in the high state. A STOP condition terminates communications between the STW81101 and the bus master.




**Figure 21. START and STOP conditions**



### 6.1.3 Byte format and acknowledge

Every byte put on the SDA line must be 8 bits long, and be followed by an acknowledge bit to indicate a successful data transfer. Data is transferred with the most significant bit (MSB) first. The transmitter releases the SDA line after sending 8 bits of data. During the 9th clock pulse, the receiver pulls the SDA line low to acknowledge the receipt of 8 bits of data.

**Figure 22. Byte format and acknowledge**



### 6.1.4 Device addressing

The master must first initiate with a START condition to communicate with the STW81101, and then send 8 bits (MSB first) on the SDA line which correspond to the device select address and the read or write mode.

The first 7 MSBs are the device address identifier, which corresponds to the I2C bus definition. For the STW81101, the address is set at “1100A2A1A0”, 3 bits programmable. The 8th bit (LSB) is the read or write (RW) operation bit, which is set to 1 in read mode and to 0 in write mode.

Following a START condition, the STW81103 identifies the device address on the bus and, if matched, acknowledges the identification on the SDA bus during the 9th clock pulse.

### 6.1.5 Single-byte write mode

Following a START condition, the master sends a device select code with the RW bit set to 0. The STW81101 sends an acknowledge and waits for the 1-byte internal sub-address that provides access to the internal registers.

After receiving the sub-address internal byte, the STW81101 again responds with an acknowledge. A single-byte write to sub-address 00H changes the FUNCTIONAL\_MODE register, a single-byte write with sub-address 04H changes the CONTROL register, and so on.

**Table 10. Single-byte write mode**

S	1100A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	0	ack	sub-address byte	ack	DATA IN	ack	P
---	--	---	-----	------------------	-----	---------	-----	---

### 6.1.6 Multi-byte write mode

The multi-byte write mode can start from any internal address. The master sends the data bytes, and each one is acknowledged. The master then terminates the transfer by generating a STOP condition.

The sub-address decides the starting byte. For example, a multi-byte with sub-address 01H and 2 DATA\_IN bytes will change the B\_COUNTER and A\_COUNTER registers (01H,02H), and a multi-byte with sub-address 00H and 6 DATA\_IN bytes changes all the STW81101 registers.

**Table 11. Multi-byte write mode**

S	1100A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	0	ack	sub-address byte	ack	DATA IN	ack	....	DATA IN	ack	P
---	--	---	-----	------------------	-----	---------	-----	------	---------	-----	---

### 6.1.7 Current byte address read mode

In the current byte address read mode, following a START condition, the master sends the device address with the RW bit set to 1. Note that no sub-address is needed since there is only one read register. The STW81101 acknowledges this and outputs the data byte. The master does not acknowledge the received byte, and terminates the transfer with a STOP condition.

**Table 12. Current byte address read mode**

S	1100 A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	1	ack	DATA OUT	No ack	P
---	---	---	-----	----------	--------	---

## 6.2 Timing specification

Figure 23. Data and clock





Table 13. Data and clock timing specifications


Symbol	Parameter	Minimum time	Units
$t_{cs}$	Data to clock setup time	2	ns
$t_{ch}$	Data to clock hold time	2	ns
$t_{cwh}$	Clock pulse width high	10	ns
$t_{cwl}$	Clock pulse width low	5	ns

Figure 24. Start and stop



**Table 14. Start and stop timing specifications**

Symbol	Parameter	Minimum time	Units
$t_{\text{start}}$	Clock to data start time	2	ns
$t_{\text{stop}}$	Data to clock down stop time	2	ns

**Figure 25. Ack****Table 15. Ack timing specifications**

Symbol	Parameter	Minimum time	Units
$t_{d1}$	Ack begin delay	2	ns
$t_{d2}$	Ack end delay	2	ns

## 6.3 I<sup>2</sup>C registers

STW81101 has 6 write-only registers and 1 read-only register.

### 6.3.1 Write-only registers

[Table 16](#) gives a short description of the write-only registers.

**Table 16. Write-only registers**

HEX code	DEC code	Description
0x00	0	FUNCTIONAL_MODE
0x01	1	B_COUNTER
0x02	2	A_COUNTER
0x03	3	REF_DIVIDER
0x04	4	CONTROL
0x05	5	CALIBRATION

#### FUNCTIONAL\_MODE

MSB				LSB			
b7	b6	b5	b4	b3	b2	b1	b0
PD6	PD5	PD4	PD3	PD2	PD1	PD0	B11

The FUNCTIONAL\_MODE register selects different functional modes for the STW81101 synthesizer according to [Table 17](#):

**Table 17. Functional modes of the FUNCTIONAL\_MODE register**

Decimal value	Description
0	Power down mode
1	Enable VCO A, output frequency divided by 2
2	Enable VCO B, output frequency divided by 2
3	Enable external VCO, output frequency divided by 2
4	Enable VCO A, output frequency divided by 4
5	Enable VCO B, output frequency divided by 4
6	Enable external VCO, output frequency divided by 4
7	Enable VCO A, direct output
8	Enable VCO B, direct output
9	Enable external VCO, direct output

**B\_COUNTER**

MSB				LSB			
b7	b6	b5	b4	b3	b2	b1	b0
B10	B9	B8	B7	B6	B5	B4	B3

B[10:3]. Counter value (bit B11 in the previous register, bits B[2:0] in the next register)

**A\_COUNTER**

MSB				LSB			
b7	b6	b5	b4	b3	b2	b1	b0
B2	B1	B0	A4	A3	A2	A1	A0

Bits B[2:0] for B\_COUNTER, A\_COUNTER value.

**REF\_DIVIDER**

MSB				LSB			
b7	b6	b5	b4	b3	b2	b1	b0
R9	R8	R7	R6	R5	R4	R3	R2

Reference clock divider ratio R[9:1] (bits R1, R0 in the next register).

**CONTROL**

MSB				LSB			
b7	b6	b5	b4	b3	b2	b1	b0
R1	R0	PLL_A1	PLL_A0	CPSEL2	CPSEL1	CPSEL0	PSC_SEL

The CONTROL register is used to set the charge pump current, the VCO output voltage amplitude and the prescaler modulus:

PLL\_A[1:0]: VCO amplitude

CPSEL[2:0]: charge pump output current

PSC\_SEL: prescaler modulus select ('0' for P=16, '1' for P=19)

The LO output frequency is programmed by setting the proper values for A, B and R according to the following formula:

$$F_{OUT} = D_R \times (B \times P + A) \times \frac{F_{REF-CLK}}{R}$$

where  $D_R$  equals  $\left\{ \begin{array}{l} 1 \quad \text{for direct output} \\ 0.5 \quad \text{for output divided by 2} \\ 0.25 \quad \text{for output divided by 4} \end{array} \right.$

and P is the selected prescaler modulus.

## CALIBRATION

MSB				LSB			
b7	b6	b5	b4	b3	b2	b1	b0
INITCAL	SERCAL	SELEXTCAL	CAL4	CAL3	CAL2	CAL1	CAL0

This register controls the VCO calibrator using the following values:

INITCAL: resets the auto-calibrator state machine (writing to 1 and back to 0)

SERCAL: at 1, starts the VCO auto-calibration (should be reset to 0 at the end of calibration)

SELEXTCAL: for test purposes only; must be set to 0

CAL[4:0]: for test purposes only; must be set to 0

### 6.3.2 Read-only register

MSB				LSB			
b7	b6	b5	b4	b3	b2	b1	b0
DEV_ID1	DEV_ID0	LOCK_DET	INTCAL4	INTCAL3	INTCAL2	INTCAL1	INTCAL0

This register is automatically addressed in the 'current byte address read mode', using the following values:

DEV\_ID[1:0]: device identifier bits; returns 00

LOCK\_DET: 1 when PLL is locked

INTCAL[4:0]: internal value of the VCO control word

### 6.3.3 Default configuration

At power on reset, the following configuration is automatically loaded:

- FUNCTIONAL MODE = 1 (VCOA with divided by 2 output)
- A COUNTER = 8
- B COUNTER = 562
- R DIVIDER = 192
- PLL\_A[1:0] = [10]
- CP\_SEL[2:0] = [111]
- PSC\_MOD\_SEL set to "0" (modulus = 16)

This corresponds to an output frequency of 1800MHz and a PFD frequency of 400kHz using a 76.8MHz reference clock (calibration algorithm of the VCO is automatically started).

## 6.4 VCO calibration procedure

Calibration of the VCO center frequency is activated when the SERCAL bit (CALIBRATION register bit[6]) transitions from 0 to 1.

To program the device properly while ensuring VCO calibration, perform the following steps before every channel change:

1. Program all the registers using a multi-byte write sequence with the desired settings (functional mode, B and A counters, R counter, VCO amplitude, charge pump, prescaler modulus), and all the bits of the CALIBRATION register (05H) set to 0.
2. Program the CALIBRATION register using a single-byte write sequence (subaddress 05H) with the SERCAL bit set to 1.
3. The maximum allowed PFD frequency ( $F_{\text{PFD}}$ ) during calibration is 1 MHz; if you want a  $F_{\text{PFD}}$  higher than 1 MHz, perform the following additional steps:
  - a) Perform all the steps of the calibration procedure, making sure to program the desired VCO frequency with proper settings for the R, B and A counters so that  $F_{\text{PFD}}$  is  $\leq 1$  MHz.
  - b) Program the device with the desired VCO and PFD frequency settings according to step 1) above.



# 7 SPI digital interface

## 7.1 General features

The SPI digital interface is selected by hardware connection of the pin #21 (DBUS\_SEL) to 3.3V.


The STW81101 IC is programmed by means of a high-speed serial-to-parallel interface with write option only. The 3-wire bus can be clocked at a frequency as high as 100MHz to allow fast programming of the registers containing the data for RF IC configuration.

The chip is programmed through serial words with a full length of 26 bits. The first 2 MSBs represent the address of the registers, and the 24 LSBs represent the value of the registers.

Each data bit is stored in the internal shift register on the **rising edge** of the CLOCK signal.

The outputs of the selected register are sent to the device on the **rising edge** of the LOAD signal.

**Figure 26. SPI input and output bit order**



**Table 18. SPI data structure (MSB is sent first)**


<b>MSB</b>																										<b>LSB</b>	
<b>Address</b>		<b>Data for register (24 bits)</b>																									
A1	A0	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		

**Table 19. Address decoder and outputs**

Address		Outputs			
A1	A0	Data bits D23-D0	No	Name	Function
0	0	24	0	ST1	Reference divider, VCO amplitude, VCO calibration, charge pump current, prescaler modulus
0	1	24	1	ST2	Functional modes, VCO dividers
1	0	24	2	ST3	Reserved
1	1	24	3	ST4	Reserved

## 7.2 Timing specification

**Figure 27. SPI timing specification**



**Table 20. SPI timing specification**

Parameter	Description	Min.	Typ.	Max.	Unit
$t_{setup}$	Data to clock setup time	0.8			ns
$t_{hold}$	Data to clock hold time	0.2			ns
$t_{clk}$	Clock cycle period	10			ns
$t_{load}$	Load pulse width	3			ns
$t_{clk\_loadr}$	Clock to load rising edge	2			ns
$t_{clk\_loadf}$	Clock to load falling edge	0.5			ns

## 7.3 Bit tables

Table 21. Bits at 00h and ST1

Serial interface address = 00h		Register name = ST1
Bit	Name	Description
[23]	R9	Reference clock divider ratio
[22]	R8	
[21]	R7	
[20]	R6	
[19]	R5	
[18]	R4	
[17]	R3	
[16]	R2	
[15]	R1	
[14]	R0	
[13]	PLL_A1	VCO amplitude control
[12]	PLL_A0	
[11]	CPSEL2	Charge pump output current control
[10]	CPSEL1	
[9]	CPSEL0	
[8]	PSC_SEL	Prescaler modulus select (0 for P=16, 1 for P=19)
[7]	INITCAL	For test purposes only; must be set to 0
[6]	SERCAL	Enable VCO calibration (see <a href="#">Section 7.4</a> )
[5]	SELEXTCAL	For test purposes only; must be set to 0
[4]	CAL4	For test purposes only; must be set to 0
[3]	CAL3	
[2]	CAL2	
[1]	CAL1	
[0]	CAL0	

**Table 22. Bits at 01h and ST2**

Serial interface address = 01h		Register name = ST2	
Bit	Name	Description	
[23]	PD6	DEVICE FUNCTIONAL MODES 0. Power down 1. Enable VCO A, output frequency divided by 2 2. Enable VCO B, output frequency divided by 2 3. Enable external VCO, output frequency divided by 2 4. Enable VCO A, output frequency divided by 4 5. Enable VCO B, output frequency divided by 4 6. Enable external VCO, output frequency divided by 4 7. Enable VCO A, direct output 8. Enable VCO B, direct output 9. Enable external VCO, direct output	
[22]	PD5		
[21]	PD4		
[20]	PD3		
[19]	PD2		
[18]	PD1		
[17]	PD0		
[16]	B11		B Counter Bits
[15]	B10		
[14]	B9		
[13]	B8		
[12]	B7		
[11]	B6		
[10]	B5		
[9]	B4		
[8]	B3		
[7]	B2		
[6]	B1	A Counter Bits	
[5]	B0		
[4]	A4		
[3]	A3		
[2]	A2		
[1]	A1	A Counter Bits	
[0]	A0		

The LO output frequency is programmed by setting the proper values for A, B and R according to the following formula:

$$F_{OUT} = D_R \times (B \times P + A) \times \frac{F_{REF-CLK}}{R}$$

where  $D_R$  equals  $\left\{ \begin{array}{l} 1 \quad \text{for direct output} \\ 0.5 \quad \text{for output divided by 2} \\ 0.25 \quad \text{for output divided by 4} \end{array} \right.$

and  $P$  is the selected prescaler modulus.

### 7.3.1 Default configuration

At power on reset, the following configuration is automatically loaded:

- FUNCTIONAL MODE = 1 (VCOA with divided by 2 output)
- A COUNTER = 8
- B COUNTER = 562
- R DIVIDER = 192
- PLL\_A[1:0] = [10]
- CP\_SEL[2:0] = [111]
- PSC\_MOD\_SEL set to 0 (Modulus = 16)

This corresponds to an output frequency of 1800MHz and a PFD frequency of 400kHz using a 76.8MHz reference clock (calibration algorithm of the VCO is automatically started).

## 7.4 VCO calibration procedure

Calibration of the VCO center frequency is activated by a transition of the SERCAL bit (ST1 register bit[6]) from 0 to 1.

To program the device properly while ensuring VCO calibration, perform the following steps before every channel change:

1. Program the ST1 register with the desired settings (R counter, VCO amplitude, charge pump, prescaler modulus) and with the SERCAL bit set to 0.
2. Program the ST2 register with the desired settings (functional mode, B and A counters).
3. Program the ST1 register with the desired settings (R counter, VCO amplitude, charge pump, prescaler modulus) and with the SERCAL bit set to 1.
4. The maximum allowed PFD frequency ( $F_{PFD}$ ) during calibration is 1 MHz; if you want a  $F_{PFD}$  higher than 1MHz, perform the following additional steps:
  - a) Perform all the steps of the calibration procedure, making sure to program the desired VCO frequency with proper settings of the R, B and A counters so that  $F_{PFD}$  is  $\leq 1$ MHz.
  - b) Program the device with the desired VCO and PFD frequency settings using only steps 1) and 2) above.

## 8 Application information

The STW81101 features three different alternately selectable bands: direct output (3.3 to 4.4GHz), divided by 2 (1.65 to 2.2GHz) and divided by 4 (850 to 1100MHz). To achieve a suitable power level, a good matching network is necessary to adapt the output stage to a 50Ω load. Moreover, since most commercial RF components have single-ended input and output terminations, a differential to single-ended conversion may be required.

The different matching configurations shown below for each of the three bands are suggested as a guideline when designing your own application board.

Inside the evaluation kit is the ADS design for each matching configuration suggested in this chapter. The name of the corresponding ADS design is given in each figure.


The ADS designs provide only a first indication of the output stage matching, and should be reworked according to the choices of layout, board substrate, components and so on.

The ADS designs of the evaluation boards are provided with a complete electromagnetic modelling (board, components, and so on).

### 8.1 Direct output

If you do not need a differential to single conversion, you can match the output buffer of the STW81101 in the simple way shown in [Figure 28](#). This illustrates a differential to single-ended output network in the 3.3 - 4.4GHz range (MATCH\_LC\_LUMP\_4G\_DIFF.dsn).


**Figure 28. Differential/single-ended output network (MATCH\_LC\_LUMP\_4G\_DIFF.dsn)**



Since most discrete components for microwave applications are single-ended, you can easily use one of the two outputs and terminate the other one to 50Ω with a 3dB power loss.

Alternatively, you can combine the two outputs in other ways. A first topology for the direct output (3.3GHz to 4.4GHz) is suggested in [Figure 29](#). It basically consists of a simple LC balun and a matching network to adapt the output to a 50Ω load. The two LC networks shift output signal phase of  $-90^\circ$  and  $+90^\circ$ , thus combining the two outputs. This topology, designed for a center frequency of 4GHz, is intrinsically narrow-band since the LC balun is tuned at a single frequency. If the application requires a different sub-band, the LC combiner can be easily tuned to the frequency of interest.

**Figure 29. LC lumped balun and matching network (MATCH\_LC\_LUMP\_4G.dsn)**




The 1.9nH shunt inductor works as a DC feed for one of the open collector terminals as well as a matching element along with the other components. The 1.9nH series inductors are used to resonate the parasitic capacitance of the chip.

For optimum output matching, it is recommended to use 0402 Murata or AVX capacitors and 0403 or 0604 HQ Coilcraft inductors. It is also advisable to use short interconnection paths to minimize losses and undesired impedance shift.

An alternative topology that permits a more broadband matching as well as balanced to unbalanced conversion, is shown in [Figure 30](#).

**Figure 30. Evaluation board (EVB4G) matching network (MATCH\_EVB4G.dsn)**




For differential to single conversion, the 50 to 100Ω Johanson balun is recommended (3700BL15B100).

## 8.2 Divided by 2 output

If your application does not require a balanced to unbalanced conversion, the output matching reduces to the simple circuit shown below (Figure 31), which illustrates a differential to single-ended output network in the 1.65 - 2.2GHz range (MATCH\_LC\_LUMP\_2G\_DIFF.dsn). You can easily use this solution to provide one single-ended output that terminates the other output at 50Ω with a 3dB power loss.


**Figure 31. Differential/single-ended output network (MATCH\_LC\_LUMP\_2G\_DIFF.dsn)**





A first solution to combine the differential outputs is the lumped LC type balun tuned in the 2GHz band ([Figure 32](#)).


**Figure 32. LC lumped balun for divided by 2 output (MATCH\_LC\_LUMP\_2G.dsn)**



The same recommendation for the SMD components also applies to the divided by 2 output.

Another topology suited to combining the two outputs for the divided by 2 frequencies is represented in [Figure 33](#).

**Figure 33. Evaluation board (EVB2G) matching network (MATCH\_EVB2G.dsn)**




For differential to single conversion, the 50 to 100Ω Johanson balun (1600BL15B100) is recommended.

### 8.3 Divided by 4 output

The topology, components, values and considerations of [Figure 31](#), also apply to the divided by 4 output (MATCH\_LC\_LUMP\_1G\_DIFF.dsn).


As for the previous sections, a solution to combine the differential outputs is the lumped LC type balun tuned in the 1GHz band ([Figure 34](#)).

**Figure 34. LC lumped balun for divided by 4 output (MATCH\_LC\_LUMP\_1G.dsn)**



If you prefer to use an RF balun, you can adapt the topology depicted in [Figure 33](#), and change the balun and the matching components ([Figure 35](#)). The suggested balun for the 0.8 - 1.1GHz frequency range is the 1:1 Johanson 900BL15C050.

**Figure 35. Evaluation board (EVB1G) matching network (MATCH\_EVB1G.dsn)**



## 8.4 Evaluation kit

An evaluation kit can be delivered upon request, including the following:

- Evaluation board
- GUI (graphical user interface) to program the device
- Measured S parameters of the RF output
- ADS2005 schematics providing guidelines for application board design
- STWPLLSim software for PLL loop filter design and noise simulation

Three different evaluation kits are available, each optimized for one of the following frequency ranges:

- 1GHz
- 2GHz
- 4GHz

When ordering, please specify one of the following order codes:


**Table 23. Order code of the evaluation kit**

Part number	Description
STW81101-EVB1G	1GHz frequency range - divider by 4 output optimized
STW81101-EVB2G	2GHz frequency range - divider by 2 output optimized
STW81101-EVB4G	4GHz frequency range - direct output optimized

The three evaluation kits differ only for the output stage network and can be adapted from one frequency band variant to a different one replacing properly the matching components and the balun.

# 9 Application diagram

Figure 36. Application diagram




- Note:
- 1 See [Chapter 8: Application information](#) for further information on output matching topology.
  - 2 EXT\_PD, ADD2, ADD1 (and ADD0 when the I<sup>2</sup>C bus is selected) can be hard wired directly on the board.
  - 3 Loop filter values are for  $F_{STEP} = 200\text{kHz}$ .

# 10 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages, which have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.

ECOPACK specifications are available at: <http://www.st.com>.

**Figure 37. VFQFPN28 mechanical drawing (Note 1)**



- Note: 1 VFQFPN stands for *Thermally Enhanced Very thin Fine pitch Quad Flat Package No lead.* (Very thin: A=1.00 Max)
- 2 Details of the terminal 1 identifier are optional, but if given, must be located on the top surface of the package by using either a mold or marked features.

Table 24. Package dimensions

Ref.	Min.	Typ.	Max.	Unit
A	0.800	0.900	1.000	mm
A1		0.020	0.050	mm
A2		0.650	1.000	mm
A3		0.200		mm
b	0.180	0.250	0.300	mm
D	4.850	5.000	5.150	mm
D1		4.750		mm
D2	2.950	3.100	3.250	mm
E	4.850	5.000	5.150	mm
E1		4.750		mm
E2	2.950	3.100	3.250	mm
e		0.500		mm
L	0.350	0.550	0.750	mm
P			0.600	mm
K			14	degrees
ddd			0.080	mm

## 11 Ordering information

**Table 25. Order codes**

Part number	Temp range, °C	Package	Packing
STW81101AT	-40 to 85	VFQFPN28	Tray
STW81101ATR	-40 to 85	VFQFPN28	Tape and reel

## 12 Revision history

**Table 26. Document revision history**

Date	Revision	Changes
06-Mar-2006	1	Initial release.
16-Jun-2006	2	Changed from preliminary data to maturity. Updated <a href="#">Chapter 2: Electrical specifications</a> ; <a href="#">Chapter 8: Application information</a> and <a href="#">Chapter 9: Application diagram</a> .
13-Aug-2007	3	Updated <a href="#">Section 6.4: VCO calibration procedure</a> , and pin #23 description in <a href="#">Table 1</a> . Moved order codes to <a href="#">Chapter 11</a> .

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)