

## Product Description

Peregrine's PE33241 is a high-performance Integer-N PLL capable of frequency synthesis up to 5 GHz. The device is designed for superior phase noise performance with a direct or serial programming option.

The PE33241 features a selectable prescaler modulus of 5/6 or 10/11, counters and a phase comparator as shown in *Figure 1*. Counter values are programmable through either a serial interface or directly hard-wired.

The PE33241 is available in a 48-lead 7x7 mm QFN and is manufactured on Peregrine's UltraCMOS® process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering excellent RF performance.


## Applications

- Industrial applications
- Military applications
- Point-to-point radios
- Cellular base stations
- CATV equipment


## Features

- Frequency range
  - 5 GHz in 10/11 prescaler modulus
  - 4 GHz in 5/6 prescaler modulus
- Phase noise floor figure of merit: -230 dBc/Hz
- Selectable prescaler modulus of 5/6 or 10/11
- Low power: 80 mA at 2.8V
- Serial or direct mode access
- Internal phase detector
- Packaged in a 48-lead 7x7 mm QFN

**Figure 1. Functional Diagram**



**Figure 2. Pin Configurations (Top View)**



**Figure 3. Package Type**  
48-lead 7x7 mm QFN



**Table 1. Pin Descriptions**

Pin No.	Pin Name	Interface Mode	Type	Description
1	V <sub>DD</sub>	Both	Note 1	Power supply input. Input may range from 2.65 to 2.95V. Bypassing recommended
2	R4	Direct	Input	R counter bit 4
3	R5	Direct	Input	R counter bit 5
4	A3	Direct	Input	A counter bit 3
5	N/C	Both	Note 3	No connect
6	GND	Both		Ground
7	M3	Direct	Input	M counter bit 3
8	M2	Direct	Input	M counter bit 2
9	M1	Direct	Input	M counter bit 1
10	M0	Direct	Input	M counter bit 0
11	V <sub>DD</sub>	Both	Note 1	Power supply input. Input may range from 2.65 to 2.95V. Bypassing recommended
12	GND	Both		Ground
13	M8	Direct	Input	M counter bit 8
14	M7	Direct	Input	M counter bit 7
15	SCLK	Serial	Input	Serial clock input. Sdata is clocked serially into the 20-bit primary register (E_WR "low") or the 8-bit enhancement register (E_WR "high") on the rising edge of Sclk
	M6	Direct	Input	M counter bit 6
16	SDATA	Serial	Input	Binary serial data input. Input data entered MSB first
	M5	Direct	Input	M counter bit 5
17	S_WR	Serial	Input	Serial load enable input. While S_WR is "low", Sdata can be serially clocked. Primary register data is transferred to the secondary register on S_WR or Hop_WR rising edge
	M4	Direct	Input	M counter bit 4

**Table 1. Pin Descriptions (continued)**

Pin No.	Pin Name	Interface Mode	Type	Description
18	GND	Both		Ground
19	Direct	Direct	Input	Select "high" enables Direct Mode. Select "low" enables Serial Mode
20	A0	Direct	Input	A counter bit 0
21	E_WR	Serial	Input	Enhancement register write enable. While E_WR is "high", Sdata can be serially clocked into the enhancement register on the rising edge of Sclk
	A1	Direct	Input	A counter bit 1
22	A2	Direct	Input	A counter bit 2
23	V <sub>DD</sub>	Both	Note 1	Power supply input. Input may range from 2.65 to 2.95V. Bypassing recommended
24	N/C	Both	Note 3	No connect
25	$\overline{\text{Pre\_en}}$	Direct	Input	Prescaler enable, active "low". When "high", F <sub>in</sub> bypasses the prescaler
26	Pre_5/6_Sel	Direct	Input	5/6 modulus select, active "high." When "low," 10/11 modulus selected
27	V <sub>DD</sub>	Both	Note 1	Power supply input. Input may range from 2.65 to 2.95V. Bypassing recommended
28	$\overline{\text{F}}_{\text{in}}$	Both	Input	Prescaler complementary input. A 22 pF bypass capacitor should be placed as close as possible to this pin and be connected in series with a 50Ω resistor to ground
29	F <sub>in</sub>	Both	Input	Prescaler input from the VCO, 5 GHz max frequency. A 22 pF coupling capacitor should be placed as close as possible to this pin and be connected in shunt to a 50Ω resistor to ground
30	GND	Both		Ground
31	Dout	Serial	Output	Data Out. The MSEL signal and the raw prescaler output are available on Dout through enhancement register programming
32	Cext	Both	Output	Logical "NAND" of PD <sub>D</sub> and PD <sub>U</sub> terminated through an on chip, 2 kΩ series resistor. Connecting Cext to an external capacitor will low pass filter the input to the inverting amplifier used for driving LD
33	LD	Both	Output	Lock detect and open drain logical inversion of Cext. When the loop is in lock, LD is high impedance, otherwise LD is a logic low ("0")
34	V <sub>DD</sub>	Both	Note 1	Power supply input. Input may range from 2.65 to 2.95V. Bypassing recommended
35	PD <sub>D</sub>	Both	Output	PD <sub>D</sub> is pulse down when f <sub>p</sub> leads f <sub>c</sub>
36	PD <sub>U</sub>	Both	Output	PD <sub>U</sub> is pulse down when f <sub>c</sub> leads f <sub>p</sub>
37	V <sub>DD</sub>	Both	Note 1	Power supply input. Input may range from 2.65 to 2.95V. Bypassing recommended
38	V <sub>DD</sub>	Both	Note 1	Power supply input. Input may range from 2.65 to 2.95V. Bypassing recommended
39	f <sub>r</sub>	Both	Input	Reference frequency input
40	V <sub>DD</sub>	Both	Note 1	Power supply input. Input may range from 2.65 to 2.95V. Bypassing recommended
41	$\overline{\text{ENH}}$	Serial	Input	Enhancement mode. When asserted low ("0"), enhancement register bits are functional
42	GND	Both		Ground
43	N/C	Both	Note 3	No connect
44	R0	Direct	Input	R counter bit 0
45	R1	Direct	Input	R counter bit 1
46	R2	Direct	Input	R counter bit 2
47	R3	Direct	Input	R counter bit 3
48	GND	Both		Ground

- Notes: 1. V<sub>DD</sub> pins 1, 11, 23, 27, 34, 37, 38 and 40 are connected by diodes and must be supplied with the same positive voltage level  
2. All digital input pins have 70 kΩ pull-down resistors to ground  
3. No connect pins can be left open or floating

**Table 2. Absolute Maximum Ratings**

Symbol	Parameter/Condition	Min	Max	Unit
$V_{DD}$	Supply voltage	-0.3	3.3	V
$V_I$	Voltage on any input	-0.3	$V_{DD} + 0.3$	V
$I_I$	DC into any input	-10	+10	mA
$I_O$	DC into any output	-10	+10	mA
$T_{stg}$	Storage temperature range	-65	150	°C

**Table 3. Operating Ratings**

Symbol	Parameter/Condition	Min	Max	Unit
$V_{DD}$	Supply voltage	2.65	2.95	V
$T_A$	Operating ambient temperature range	-40	85	°C

### Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE33241 in the 48-lead 7x7 mm QFN package is MSL3.

**Table 4. ESD Ratings**

Symbol	Parameter/Condition	Level	Unit
$V_{ESD}$	ESD voltage (Human Body Model) <sup>1</sup>	1000	V

Note 1: Periodically sampled, not 100% tested. Tested per MIL-STD-883, M3015 C2

### Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS<sup>®</sup> device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

### Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS<sup>®</sup> devices are immune to latch-up.

**Table 5. DC Characteristics:  $V_{DD} = 2.65$  to  $2.95V$ ,  $-40^{\circ}C < T_A < 85^{\circ}C$ , unless otherwise specified**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{DD}$	Operational supply current	Pre_5/6_Sel = "low"				
	Prescaler disabled	Fc = 50 MHz, Fin = 500 MHz		40		mA
	Prescaler enabled	Fc = 50 MHz, Fin = 3 GHz		80		mA
<b>Digital Inputs: All except <math>f_r</math>, <math>F_{in}</math>, <math>\bar{F}_{in}</math></b>						
$V_{IH}$	High level input voltage		$0.7 \times V_{DD}$			V
$V_{IL}$	Low level input voltage				$0.3 \times V_{DD}$	V
$I_{IH}$	High level input current	$V_{IH} = V_{DD} = 2.95V$			70	μA
$I_{IL}$	Low level input current	$V_{IL} = 0, V_{DD} = 2.95V$	-1			μA
Reference Divider input: $f_r$						
$I_{IHR}$	High level input current	$V_{IH} = V_{DD} = 2.95V$			100	μA
$I_{ILR}$	Low level input current	$V_{IL} = 0, V_{DD} = 2.95V$	-100			μA
<b>Counter and phase detector outputs: <math>PD_{\bar{D}}</math>, <math>PD_{\bar{U}}</math></b>						
$V_{OLD}$	Output voltage LOW	$I_{out} = 6 \text{ mA}$			0.4	V
$V_{OHD}$	Output voltage HIGH	$I_{out} = -3 \text{ mA}$	$V_{DD} - 0.4$			V
Lock detect outputs: Cext, LD						
$V_{OLC}$	Output voltage LOW, Cext	$I_{out} = 100 \text{ μA}$			0.4	V
$V_{OHC}$	Output voltage HIGH, Cext	$I_{out} = -100 \text{ μA}$	$V_{DD} - 0.4$			V
$V_{OLLD}$	Output voltage LOW, LD	$I_{out} = 1 \text{ mA}$			0.4	V

**Table 6. AC Characteristics:  $V_{DD} = 2.65$  to  $2.95V$ ,  $-40^{\circ}C < T_A < 85^{\circ}C$ , unless otherwise specified**

Symbol	Parameter	Condition	Min	Typical	Max	Unit
Control interface and latches (see Figures 4, 5, 6)						
$f_{Clk}$	Serial data clock frequency <sup>1</sup>				10	MHz
$t_{ClkH}$	Serial clock HIGH time		30			ns
$t_{ClkL}$	Serial clock LOW time		30			ns
$t_{DSU}$	Sdata set-up time after Sclk rising edge, D[7:0] set-up time to M1_WR, M2_WR, A_WR, E_WR rising edge		10			ns
$t_{DHLD}$	Sdata hold time after Sclk rising edge, D[7:0] hold time to M1_WR, M2_WR, A_WR, E_WR rising edge		10			ns
$t_{PW}$	S_WR, M1_WR, M2_WR, A_WR, E_WR pulse width		30			ns
$t_{CWR}$	Sclk rising edge to S_WR rising edge. S_WR, M1_WR, M2_WR, A_WR falling edge to Hop_WR rising edge		30			ns
$t_{CE}$	Sclk falling edge to E_WR transition		30			ns
$t_{WRC}$	S_WR falling edge to Sclk rising edge. Hop_WR falling edge to S_WR, M1_WR, M2_WR, A_WR rising edge		30			ns
$t_{EC}$	E_WR transition to Sclk rising edge		30			ns
$t_{MDO}$	MSEL data out delay after $F_{in}$ rising edge	$C_L = 12$ pF		8		ns
Main divider 10/11 (including prescaler) <sup>4</sup>						
$P_{Fin}$	Input level range	External AC coupling 800 MHz $\leq$ Freq < 1200 MHz 1200 MHz $\leq$ Freq $\leq$ 5 GHz	0 -3 <sup>5</sup>		5 5	dBm dBm
Main divider 5/6 (including prescaler) <sup>4</sup>						
$P_{Fin}$	Input level range	External AC coupling 800 MHz $\leq$ Freq < 1200 MHz 1200 MHz $\leq$ Freq $\leq$ 4 GHz	0 -3 <sup>5</sup>		5 5	dBm dBm
Main divider (prescaler bypassed) <sup>4</sup>						
$F_{in}$	Operating frequency <sup>2</sup>		50		800	MHz
$P_{Fin}$	Input level range	External AC coupling	-5 <sup>5</sup>		5	dBm
Reference divider						
$f_r$	Operating frequency <sup>3</sup>				100	MHz
$P_{fr}$	Reference input power <sup>2</sup>	Single-ended input	-5 <sup>6</sup>		7	dBm
Phase detector						
$f_c$	Comparison frequency <sup>3</sup>				100	MHz

**Table 6. AC Characteristics:  $V_{DD} = 2.65$  to  $2.95V$ ,  $-40^{\circ}C < T_A < 85^{\circ}C$ , unless otherwise specified (continued)**

Symbol	Parameter	Condition	Min	Typical	Max	Unit
SSB phase noise 5/6 prescaler ( $F_{in} = 3$ GHz, $F_c = 50$ MHz, LBW = 500 kHz)						
$\Phi_N$	Phase noise	100 Hz offset		-95		dBc/Hz
$\Phi_N$	Phase noise	1 kHz offset		-102		dBc/Hz
$\Phi_N$	Phase noise	10 kHz offset		-112		dBc/Hz
$\Phi_N$	Phase noise	100 kHz offset		-116		dBc/Hz
SSB phase noise 10/11 prescaler ( $F_{in} = 3$ GHz, $F_c = 50$ MHz, LBW = 500 kHz)						
$\Phi_N$	Phase noise	100 Hz offset		-92		dBc/Hz
$\Phi_N$	Phase noise	1 kHz offset		-99		dBc/Hz
$\Phi_N$	Phase noise	10 kHz offset		-109		dBc/Hz
$\Phi_N$	Phase noise	100 kHz offset		-114		dBc/Hz
Phase noise figure of merit (FOM)						
$FOM_{flicker}$	Flicker figure of merit	5/6 prescaler		-263		dBc/Hz
		10/11 prescaler		-260		dBc/Hz
$FOM_{floor}$	Floor figure of merit	5/6 prescaler		-230		dBc/Hz
		10/11 prescaler		-228		dBc/Hz
$FOM_{flicker}$	$PN_{flicker} = FOM_{flicker} + 20\log(f_{vco}) - 10\log(f_{offset})$					dBc/Hz
$FOM_{floor}$	$PN_{floor} = FOM_{floor} + 10\log(f_{pfd}) + 20\log(f_{vco}/f_{pfd})$					dBc/Hz
$FOM_{total}$	$PN_{total} = 10\log(10 [PN_{flicker}/10] + 10 [PN_{floor}/10])$					dBc/Hz


- Notes:
1. Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk specification
  2. CMOS logic levels can be used to drive the reference input. If the  $V_{DD}$  of the CMOS driver matches the  $V_{DD}$  of the PLL IC, then the reference input can be DC coupled. Otherwise, the reference input should be AC coupled. For sine-wave inputs, the minimum amplitude needs to be 0.5 Vpp. The maximum level should be limited to prevent ESD diodes at the pin input from turning on. Diodes will turn on at one forward-bias diode drop above  $V_{DD}$  or below GND. The DC voltage at the Reference input is  $V_{DD}/2$
  3. Parameter is guaranteed through characterization only and is not tested
  4. Parameters below are not tested for die sales. These parameters are verified during the element evaluation
  5. 0 dBm minimum is recommended for improved phase noise performance when sine-wave is applied
  6. +2 dBm or higher is recommended for improved phase noise performance

## Functional Description

The PE33241 consists of a prescaler, counters, a phase detector, and control logic. The dual modulus prescaler divides the VCO frequency by either 5/6 or 10/11, depending on the value of the modulus select. Counters “R” and “M” divide the reference and prescaler output, respectively, by integer values stored in a 21-bit register. An additional counter (“A”) is used in the modulus

select logic. The phase-frequency detector generates up and down frequency control signals. The control logic includes a selectable chip interface. Data can be written via serial bus or hardwired directly to the pins. There are also various operational and test modes and a lock detect output.

**Figure 4. Functional Block Diagram**



## Main Counter Chain

### Normal Operating Mode

The main counter chain divides the RF input frequency,  $F_{in}$ , by an integer derived from the user-defined values in the “M” and “A” counters. It is composed of the 5/6 or 10/11 selectable modulus prescaler, modulus select logic, and 9-bit M counter. The prescaler can be set to either 5/6 or 10/11 based on the Pre\_5/6\_SEL pin. Setting  $\overline{\text{Pre\_en}}$  “low” enables the 5/6 or 10/11 prescaler. Setting  $\overline{\text{Pre\_en}}$  “high” allows  $F_{in}$  to bypass the prescaler and powers down the prescaler.

The output from the main counter chain,  $f_p$ , is related to the VCO frequency,  $F_{in}$ , by the following equation:

$$f_p = F_{in} / [10 \times (M + 1) + A] \quad (1)$$

where  $A \leq M + 1$ ,  $1 \leq M \leq 511$

Or

$$f_p = F_{in} / [5 \times (M + 1) + A]$$

where  $A \leq M + 1$ ,  $1 \leq M \leq 511$

When the loop is locked,  $F_{in}$  is related to the reference frequency,  $f_r$ , by the following equation:

$$F_{in} = [10 \times (M + 1) + A] \times [f_r / (R + 1)] \quad (2)$$

where  $A \leq M + 1$ ,  $1 \leq M \leq 511$

Or

$$F_{in} = [5 \times (M + 1) + A] \times [f_r / (R + 1)]$$

where  $A \leq M + 1$ ,  $1 \leq M \leq 511$

A consequence of the upper limit on A is that: in Integer-N mode, to obtain contiguous channels,

**$F_{in}$  must be =  $90 \times [FR / (R + 1)]$  with 10/11 modulus**

**$F_{in}$  must be =  $20 \times [FR / (R + 1)]$  with 5/6 modulus**

The A counter can accept values as high as 15, but in typical operation it will cycle from 0 to 9 between increments in M. Programming the M counter with the minimum allowed value of “1” will result in a minimum M counter divide ration of “2”.

### Prescaler Bypass Mode

Setting  $\overline{\text{Pre\_en}}$  “high” allows  $F_{in}$  to bypass and power down the prescaler. In this mode, the 5/6 or 10/11 prescaler and A register are not active, and the input VCO frequency is divided by the M counter directly. The following equation relates  $F_{in}$  to the reference frequency,  $f_r$ :

$$F_{in} = (M + 1) \times [f_r / (R + 1)] \quad (3)$$

where  $1 \leq M \leq 511$

### Reference Counter

The reference counter chain divides the reference frequency,  $f_r$ , down to the phase detector comparison frequency,  $f_c$ .

The output frequency of the 6-bit R counter is related to the reference frequency by the following equation:

$$f_c = f_r / (R + 1) \quad (4)$$

where  $0 \leq R \leq 63$

Note that programming R with “0” will pass the reference frequency,  $f_r$ , directly to the phase detector.

### Serial Interface Mode

While the E\_WR input is “low” and the S\_WR input is “low”, serial input data (Sdata input), B<sub>0</sub> to B<sub>20</sub>, is clocked serially into the primary register on the rising edge of Sclk, MSB (B<sub>0</sub>) first. The contents from the primary register are transferred into the secondary register on the rising edge of S\_WR according to the timing diagram shown in *Figure 5*. Data is transferred to the counters as shown in *Table 7*.

While the E\_WR input is “high” and the S\_WR input is “low”, serial input data (Sdata input), B<sub>0</sub> to B<sub>7</sub>, is clocked serially into the enhancement register on the rising edge of Sclk, MSB (B<sub>0</sub>) first.

The enhancement register is double buffered to prevent inadvertent control changes during serial loading, with buffer capture of the serially-entered data performed on the falling edge of E\_WR according to the timing diagram shown in *Figure 5*. After the falling edge of E\_WR, the data provides control bits as shown in *Table 8* with bit functionality enabled by asserting the ENH input “low”.

### Direct Interface Mode

Direct Interface Mode is selected by setting the Direct input “high”.

Counter control bits are set directly at the pins as shown in *Table 7* and *Table 8*.

**Table 7. Primary Register Programming**

Interface Mode	ENH	R <sub>5</sub>	R <sub>4</sub>	M <sub>8</sub>	M <sub>7</sub>	Pre_en	M <sub>6</sub>	M <sub>5</sub>	M <sub>4</sub>	M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	R <sub>3</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	ADDR
Serial *	1	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	B <sub>6</sub>	B <sub>7</sub>	B <sub>8</sub>	B <sub>9</sub>	B <sub>10</sub>	B <sub>11</sub>	B <sub>12</sub>	B <sub>13</sub>	B <sub>14</sub>	B <sub>15</sub>	B <sub>16</sub>	B <sub>17</sub>	B <sub>18</sub>	B <sub>19</sub>	B <sub>20</sub>
Direct	1	R <sub>5</sub>	R <sub>4</sub>	M <sub>8</sub>	M <sub>7</sub>	Pre_en	M <sub>6</sub>	M <sub>5</sub>	M <sub>4</sub>	M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	R <sub>3</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	0

\* Serial data clocked serially on Sclk rising edge while E\_WR “low” and captured in secondary register on S\_WR rising edge

↑  
MSB (first in)

↑  
(last in) LSB

**Table 8. Enhancement Register Programming**


Interface Mode	ENH	Direct	Reserved	Reserved	f <sub>p</sub> output	Power Down	Counter load	MSEL output	f <sub>c</sub> output	LD Disable
Serial*	0	0	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	B <sub>6</sub>	B <sub>7</sub>

\* Serial data clocked serially on Sclk rising edge while E\_WR “high” and captured in the double buffer on E\_WR falling edge.

↑  
MSB (first in)

↑  
(last in) LSB

Figure 5. Serial Interface Mode Timing Diagram



### Enhancement Register

The functions of the enhancement register bits are shown below with all bits active “high”.

Table 9. Enhancement Register Bit Functionality

Bit	Bit Function	Description
Bit 0	Reserve**	Reserved
Bit 1	Reserve**	Reserved
Bit 2	$f_p$ output	Drives the M counter output onto the Dout output
Bit 3	Power down	Power down of all functions except programming interface
Bit 4	Counter load	Immediate and continuous load of counter programming
Bit 5	MSEL output	Drives the internal dual modulus prescaler modulus select (MSEL) onto the Dout output
Bit 6	$f_c$ output	Drives the reference counter output onto the Dout output
Bit 7	LD Disable	Disables the LD pin for quieter operation

\*\* Program to 0


## Phase Detector

The phase detector is triggered by rising edges from the main Counter ( $f_p$ ) and the reference counter ( $f_c$ ). It has two outputs, namely  $PD_{\bar{U}}$ , and  $PD_{\bar{D}}$ . If the divided VCO leads the divided reference in phase or frequency ( $f_p$  leads  $f_c$ ),  $PD_{\bar{D}}$  pulses “low”. If the divided reference leads the divided VCO in phase or frequency ( $f_r$  leads  $f_p$ ),  $PD_{\bar{U}}$  pulses “low”. The width of either pulse is directly proportional to phase offset between the two input signals,  $f_p$  and  $f_c$ . The phase detector gain is 400 mV/radian.


$PD_{\bar{U}}$  and  $PD_{\bar{D}}$  are designed to drive an active loop filter which controls the VCO tune voltage.  $PD_{\bar{U}}$  pulses result in an increase in VCO frequency and  $PD_{\bar{D}}$  results in a decrease in VCO frequency.

A lock detect output, LD is also provided, via the pin Cext. Cext is the logical “NAND” of  $PD_{\bar{U}}$  and  $PD_{\bar{D}}$  waveforms, which is driven through a series 2k ohm resistor. Connecting Cext to an external shunt capacitor provides integration. Cext also drives the input of an internal inverting comparator with an open drain output. Thus LD is an “AND” function of  $PD_{\bar{U}}$  and  $PD_{\bar{D}}$ . See *Figure 4* for a functional block diagram of this circuit.

**Figure 6. Package Drawing**  
48-lead 7x7 mm QFN



**Figure 7. Top Marking Specifications**



17-0011

Line	Char	Code	Values	Description
1	1	•	Symbol	
1	7	Logo	Symbol	Peregrine logo
2	8	Logo	Symbol	Pin 1 designator Peregrine logo
3	8	PPPPPP	Alphanumeric	Part number
4	8	LLLLLL	Numeric	Lot number
5	8	YYWW	Numeric	Date code
6	8			Blank

Figure 8. Tape and Reel Drawing




Table 10. Ordering Information

Order Code	Description	Package	Shipping Method
PE33241MLDA-F	PE33241G-48QFN 7x7mm-2000C	48-lead 7x7 mm QFN	Tray
EK33241-12	PE33241-48QFN 7x7mm-EK	Evaluation kit	1/Box

## Sales Contact and Information

For sales and contact information please visit [www.psemi.com](http://www.psemi.com).

**Advance Information:** The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice.  
**Preliminary Specification:** The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.  
**Product Specification:** The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).  
 The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.  
 The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: <http://patents.psemi.com>.