

# AN2127FHS

Analog signal processor SUPER ONE CHIP IC for CCD camera

## ■ Overview


The AN2127FHS is SUPER ONE CHIP IC of signal processing circuits for a CCD camera. It incorporates luminance signal processing, color signal processing and encoder, plus Y/C mix., 75 Ω driver and sub carrier generation circuit. In addition, it incorporates an auto white balance control circuit, AGC ope-amp., adjustment DAC and EEPROM auto read circuit at power on, thereby it allows you to constitute a microcomputer system by just mounting EEPROM.

## ■ Features


- Applicable for 768 H CCD
- Usable commonly for NTSC and PAL
- Built in FH lock system (sub carrier generation circuit)
- Built in automatic EEPROM read circuit at power on
- Built in adjustment DAC (8 bits, 32 channels)
- Built in a circuit for external synchronization
- Built in electronic iris comparator

## ■ Applications

- A full range of CCD cameras such as surveillance camera, board camera, video camera, television telephone, television conference system, PC input camera



■ Block Diagram



### ■ Pin Descriptions

Pin No.	Description	Pin No.	Description
1	N.C.	38	N.C.
2	N.C.	39	XTAL OUT
3	N.C.	40	V <sub>CC</sub>
4	ELCDET IN	41	SCLK
5	ALCOUT	42	RSTE
6	WBLK IN	43	PONRE
7	GND	44	CHC/BFP
8	f <sub>H2</sub> IN	45	WBSTL/SYNC
9	ELC-H	46	WBDET
10	ELC-M	47	B-Y IN
11	V <sub>CC</sub>	48	R-Y IN
12	ELC-L	49	BYDCL
13	ALC VROUT	50	V <sub>REF</sub> IN
14	VIDEO LEVEL	51	C OUT
15	DATEST1	52	BYDCH
16	DATEST2	53	BG MONI
17	DAOUT1	54	R-Y DET
18	DAOUT2	55	RLIM IN
19	DAOUT3	56	BLIM IN
20	SCHTEST	57	B-Y DET
21	DAOUT4	58	VD2 OUT
22	DATA	59	VD2 DATA
23	V <sub>SS</sub>	60	75DR IN
24	V <sub>DD</sub>	61	C IN
25	VD	62	Y IN
26	HD	63	WCLIP
27	LL SW	64	N.C.
28	NP SW	65	N.C.
29	EXTLO	66	N.C.
30	EXTLDB	67	N.C.
31	EXTLDA	68	TRAP
32	NCE	69	YCMIX OUT
33	RSTM	70	YCMIX IN
34	f <sub>H</sub> LOCK	71	FB
35	GND	72	V <sub>CC</sub>
36	XTAL IN	73	75DR OUT
37	N.C.	74	GND

### ■ Pin Descriptions (continued)

Pin No.	Description	Pin No.	Description
75	AGC OUT	102	N.C.
76	0H GAMIN	103	C1H IN
77	KNEE	104	1HGC OUT2
78	1H GAMIN	105	1HGC IN2
79	YGAM DCC	106	R-Y DCC
80	YGAM OUT	107	1HGC OUT1
81	PED SET	108	B-Y DCC
82	VAP OUT	109	1HGC IN1
83	Y OUT	110	CAGC TRAP
84	GND	111	S/H DCC1
85	YGAMMA IN	112	ALC SW
86	FADE	113	AGC SW
87	HAP OUT	114	S/H OUT
88	HAP BC IN	115	V <sub>REF</sub> OUT
89	VAP BC IN	116	SP2
90	BCLIP OUT	117	SP1
91	V <sub>CC</sub>	118	S/H DCC 2
92	PEDESET IN	119	SIG IN
93	LLSUP IN	120	AGC FB
94	B-Y OUT	121	AGC OP-
95	R-Y OUT	122	CDSSIG IRIS
96	CGAM R-YIN	123	ALC DCC
97	CGAM Y-BIN	124	CPOB/HC
98	CSW Y-BOUT	125	CP2/PBLK/CBLK
99	CSW R-YOUT	126	DIST
100	COH IN	127	DRCT
101	N.C.	128	N.C.

### ■ Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	5.5	V
Supply current	I <sub>CC</sub>	170	mA
Power dissipation *2	P <sub>D</sub>	876	mW
Operating ambient temperature *1	T <sub>opr</sub>	-20 to +75	°C
Storage temperature *1	T <sub>stg</sub>	-55 to +150	°C

Note) 1. \*1: Except for the operating ambient temperature and storage temperature, all ratings are for T<sub>a</sub> = 25°C.

\*2: The power dissipation shown is for the IC package in free air at T<sub>a</sub> = 75°C.

### ■ Recommended Operating Range

Parameter	Symbol	Range	Unit
Supply voltage	$V_{CC}$	4.5 to 5.1	V

### ■ Electrical Characteristics at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Circuit current	$I_{TOT}$	$V_{CC} = 4.8\text{ V}$	90	120	150	mA
Reference voltage 1	$V_{REF}$	$V_{CC} = 4.8\text{ V}$	1.66	1.76	1.86	V
Reference voltage 2	$V_{DD}$	$V_{CC} = 4.8\text{ V}$	3.21	3.38	3.55	V
YAGC maximum gain	$G_{YAX}$	$V_{119} = 10\text{-step, } 20\text{ mV[p-p]}$	20	24	28	dB
CAGC maximum gain	$G_{CAX}$	$V_{119} = 10\text{-step, } 20\text{ mV[p-p]}$	20	24	28	dB
AGC minimum gain 1	$G_{YAN1}$	$V_{119} = 10\text{-step, } 1\ 200\text{ mV[p-p]}$	-8.5	-6.5	-4.5	dB
AGC minimum gain 2	$G_{YAN2}$	$V_{119} = 10\text{-step, } 1\ 200\text{ mV[p-p]}$	-4.5	-2.5	-0.5	dB
WB characteristics 1	$V_{SH2}$	$V_{119} = \sin\ 500\text{ kHz, } 500\text{ mV[p-p]}$	-470	-400	-330	mV[p-p]
WB characteristics 2	$G_{SH6}$	$V_{119} = \sin\ 500\text{ kHz, } 500\text{ mV[p-p]}$	-2	0	2	dB
S/H characteristics	$V_{SH9}$	$V_{119} = \text{square wave } 500\text{ kHz, } 1\text{ V[p-p]}$	700	800	900	mV[p-p]
Iris GC characteristics	$V_{TR2}$	$V_{122} = 10\text{-step, } 1\ 200\text{ mV[p-p]}$ $V_6 = \text{GND}$	1 100	1 300	1 500	mV[p-p]
Iris gate step	$V_{WG}$	$V_{122} = \text{C-GND}$	-20	0	20	mV[p-p]
Iris gamma 1	$V_{IG1}$	$V_{122} = 10\text{-step, } 1\ 500\text{ mV[p-p]}$	800	900	1 000	mV[p-p]
Iris gamma 2	$G_{IG2}$	$V_{122} = 10\text{-step, } 1\ 500\text{ mV[p-p]}$	0.5	1.7	2.9	dB
Iris gamma 3	$G_{IG3}$	$V_{122} = 10\text{-step, } 1\ 500\text{ mV[p-p]}$	0.5	—	—	dB
Iris BLK step	$V_{WB}$	$V_{122} = \text{C-GND}$	-20	0	20	mV[p-p]
Delay signal amp. gain 1	$G_{IH2}$	$V_{105} = \sin\ 500\text{ kHz, } 500\text{ mV[p-p]}$	6.5	8.0	—	dB
Delay signal amp. gain 2	$G_{IH5}$	$V_{109} = \sin\ 500\text{ kHz, } 500\text{ mV[p-p]}$	6.5	8.0	—	dB
Luminance gamma characteristics 1	$V_{YG1}$	$V_{76} = 10\text{-step, } 700\text{ mV[p-p]}$	450	550	650	mV[p-p]
Luminance gamma characteristics 2	$G_{YG2}$	$V_{76} = 10\text{-step, } 700\text{ mV[p-p]}$	-13	-11	-9	dB
Luminance gamma characteristics 3	$G_{YG3}$	$V_{76} = 10\text{-step, } 1\ 500\text{ mV[p-p]}$	1.5	3.5	5.5	dB
Luminance gamma BLK step	$V_{YGB}$	$V_{76} = \text{C-GND}$	-20	0	20	mV[p-p]
V aperture gain	$V_{VA1}$	$V_{78} = \sin\ 500\text{ kHz, } 300\text{ mV[p-p]}$	-1 250	-1 050	-850	mV[p-p]
V aperture BLK step	$V_{VAB}$	$V_{76} = V_{78} = \text{C-GND}$	-20	0	20	mV[p-p]
H aperture gain	$V_{HA1}$	$V_{92} = \sin\ 6\text{ MHz, } 200\text{ mV[p-p]}$	1 000	1 200	1 400	mV[p-p]
H aperture base clip	$V_{HB1}$	$V_{88} = \sin\ 500\text{ kHz, } 100\text{ mV[p-p]}$	90	130	160	mV[p-p]
V aperture base clip	$V_{VB1}$	$V_{89} = \sin\ 500\text{ kHz, } 100\text{ mV[p-p]}$	90	130	160	mV[p-p]
Luminance output amp. gain	$G_{Y1}$	$V_{92} = 10\text{-step, } 600\text{ mV[p-p]}$	-0.5	1.0	2.5	dB
Luminance high clip level	$V_{YH}$	$V_{92} = 10\text{-step, } 1\text{ V[p-p]}$	700	840	980	mV[p-p]
Luminance low clip level	$V_{YL}$	$V_{92} = 10\text{-step, } -200\text{ mV[p-p]}$	-50	-30	-10	mV[p-p]
Synchronizing signal output level 2	$V_{SYN2}$	$V_{62} = \text{C-GND}$	260	300	340	mV[p-p]

**■ Electrical Characteristics at  $T_a = 25^\circ\text{C}$  (continued)**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Pedestal control characteristics 1	$V_{YP1}$	$V_{92} = \text{C-GND}$	60	90	120	mV[p-p]
Pedestal control characteristics 2	$V_{YP2}$	$V_{92} = \text{C-GND}$	-30	-15	0	mV[p-p]
Luminance fade characteristics	$G_{YFB}$	$V_{85} = 10\text{-step, } 600 \text{ mV[p-p]}$	—	-40	-26	dB
CSW (R-Y) gain	$G_{CS1}$	$V_{100} = V_{103} = 10\text{-step, } 600 \text{ mV[p-p]}$	-1.5	0	1.5	dB
CSW (B-Y) gain	$G_{CS2}$	$V_{100} = V_{103} = 10\text{-step, } 600 \text{ mV[p-p]}$	-1.5	0	1.5	dB
CSW (R-Y) BLK step	$V_{CSB1}$	$V_{100} = V_{103} = \text{C-GND}$	-20	0	20	mV[p-p]
CSW (B-Y) BLK step	$V_{CSB2}$	$V_{100} = V_{103} = \text{C-GND}$	-20	0	20	mV[p-p]
CSW (R-Y) $f_{H2}$ step	$V_{CSF1}$	$V_{100} = V_{103} = \text{C-GND}$	-20	0	20	mV[p-p]
CSW (B-Y) $f_{H2}$ step	$V_{CSF2}$	$V_{100} = V_{103} = \text{C-GND}$	-20	0	20	mV[p-p]
Color difference gamma characteristics 1	$V_{CG1}$	$V_{76} = 10\text{-step, } 700 \text{ mV[p-p]}$ $V_{96} = 10\text{-step, } 350 \text{ mV[p-p]}$	10	80	F0	HEX
Color difference gamma characteristics 2	$G_{CG2}$	$V_{76} = 10\text{-step, } 700 \text{ mV[p-p]}$ $V_{96} = 10\text{-step, } 350 \text{ mV[p-p]}$	-13	-10.5	-8	dB
Color difference gamma characteristics 3	$G_{CG3}$	$V_{76} = 10\text{-step, } 1\ 500 \text{ mV[p-p]}$ $V_{96} = 10\text{-step, } 750 \text{ mV[p-p]}$	2.0	3.5	5.0	dB
Color difference gamma characteristics 4	$V_{CG4}$	$V_{76} = 10\text{-step, } 700 \text{ mV[p-p]}$ $V_{96} = 10\text{-step, } 350 \text{ mV[p-p]}$	10	80	F0	HEX
Color difference gamma characteristics 5	$G_{CG5}$	$V_{76} = 10\text{-step, } 700 \text{ mV[p-p]}$ $V_{96} = 10\text{-step, } 350 \text{ mV[p-p]}$	-13	-10.5	-8	dB
Color difference gamma characteristics 6	$G_{CG6}$	$V_{76} = 10\text{-step, } 1\ 500 \text{ mV[p-p]}$ $V_{96} = 10\text{-step, } 750 \text{ mV[p-p]}$	2.0	3.5	5.0	dB
R-Y gain characteristics	$G_{CL1}$	$V_{96} = \sin\ 500 \text{ kHz, } 200 \text{ mV[p-p]}$	6.5	10.0	13.5	dB
B-Y gain characteristics	$G_{CL3}$	$V_{97} = \sin\ 500 \text{ kHz, } 200 \text{ mV[p-p]}$	6.5	10.0	13.5	dB
B-Y matrix characteristics	$V_{CM11}$	$V_{97} = 10\text{-step, } 300 \text{ mV[p-p]}$	-160	-100	-40	mV[p-p]
R-Y matrix characteristics	$V_{CM21}$	$V_{96} = 10\text{-step, } 300 \text{ mV[p-p]}$	40	100	160	mV[p-p]
R-Y BLK step	$V_{CB1}$	$V_{100} = V_{103} = \text{C-GND}$	-20	0	20	mV[p-p]
B-Y BLK step	$V_{CB2}$	$V_{100} = V_{103} = \text{C-GND}$	-20	0	20	mV[p-p]
Burst level	$V_{BU1}$	$V_{48} = \text{white } 200 \text{ mV[p-p], } V_{47} = \text{C-GND}$	253	300	347	mV[p-p]
Chroma output amplitude R	$G_{CR1}$	$V_{48} = \text{white } 200 \text{ mV[p-p], } V_{47} = \text{C-GND}$	6	8	10	dB
Chroma output amplitude B	$G_{CR3}$	$V_{48} = \text{C-GND, } V_{47} = \text{white } 200 \text{ mV[p-p]}$	1	3	5	dB
Chroma high cut characteristics	$G_{CH}$	$V_{48} = \text{white } 400 \text{ mV[p-p], } V_{47} = \text{C-GND}$	680	760	840	mV[p-p]
Chroma fade characteristics	$G_{CF}$	$V_{48} = \text{white } 200 \text{ mV[p-p], } V_{47} = \text{C-GND}$	—	-40	-20	dB
High luminance chroma suppress	$G_{CS}$	$V_{48} = V_{92} = \text{white } 500 \text{ mV[p-p]}$ $V_{47} = \text{C-GND}$	—	-40	-18	dB
FH high-level lock range	$f_{FH3}$	HD+1 Hz	0.75	—	—	Hz
FH low-level lock range	$f_{FH2}$	HD-1 Hz	—	—	-0.75	Hz
VXO free-run oscillation frequency	$f_{FR}$	$V_{27} = V_{CC}, V_{124} = \text{GND}$	3.579425	3.579545	3.579665	MHz
75 $\Omega$ driver gain	$G_{DR}$	$V_{62} = 10\text{-step, } 700 \text{ mV[p-p]}$	-1.5	0	1.5	dB
Luminance main LPF characteristics	$G_{YM}$	$V_{119} = V_{76} = \sin\ 7.15 \text{ MHz, } 500 \text{ mV[p-p]}$	-42	-30	-12	dB

■ Electrical Characteristics at  $T_a = 25^\circ\text{C}$  (continued)

• Design reference data

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Pulse separation CPOB	$V_{CPOB}$	$V_{CC} = 4.8\text{ V}$	3.3	3.6	3.9	V
Pulse separation PBLK	$V_{PBLK}$	$V_{CC} = 4.8\text{ V}$	1.55	1.8	2.05	V
Pulse separation CP2	$V_{CP2}$	$V_{CC} = 4.8\text{ V}$	3.6	3.9	4.2	V
Pulse separation CBLK	$V_{CBLK}$	$V_{CC} = 4.8\text{ V}$	0.6	0.8	1.0	V
Pulse separation $f_H/2$	$V_{FH2}$	$V_{CC} = 4.8\text{ V}$	1.15	1.4	1.65	V
Pulse separation sync.	$V_{SYNC}$	$V_{CC} = 4.8\text{ V}$	0.8	1.0	1.2	V
Pulse separation BFP	$V_{BFP}$	$V_{CC} = 4.8\text{ V}$	3.35	3.65	3.95	V
Pulse separation SP1	$V_{SP1}$	$V_{CC} = 4.8\text{ V}$	0.8	1.0	1.2	V
Pulse separation SP2	$V_{SP2}$	$V_{CC} = 4.8\text{ V}$	0.8	1.0	1.2	V
Pulse separation VD2	$V_{VD2}$	$V_{CC} = 4.8\text{ V}$	0.8	1.0	1.2	V
Comparator threshold 1	$V_{CP1}$	$V_{CC} = 4.8\text{ V}$	1.55	1.8	2.05	V
Comparator threshold 2	$V_{CP2}$	$V_{CC} = 4.8\text{ V}$	2.05	2.3	2.65	V
FH lock detection DC	$V_{FHDC}$	$V_{CC} = 4.8\text{ V}$	1.9	2.0	2.1	V

■ Terminal Equivalent Circuits

Pin No.	Equivalent circuit	Description
1	—	N.C.
2	—	N.C.
3	—	N.C.
4		ELCDET IN: Comparator detection signal input for ELC
5		ALCOUT: Output for iris detection

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
6		<p>WBLK IN: Iris signal gate pulse input</p>
7	—	<p>GND: GND for signal processing-system</p>
8		<p>f<sub>H2</sub> IN: Coincident pulse input for color difference</p>
9		<p>ELC-H: Comparator high threshold for ELC</p>
10		<p>ELC-M: Comparator midium threshold for ELC</p>
11	—	<p>V<sub>CC</sub> : V<sub>CC</sub> for signal processing-system</p>
12		<p>ELC-L: Comparator low threshold for ELC</p>



■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
13		<p>ALC VROUT: Output for appending dead band to video level.</p>
14		<p>VIDEO LEVEL: VIDEO LEVEL setting DC input</p>
15		<p>DATEST1: Monitor for internal DAC ch.14 output and other channel output DC Ground pin 124 for a test mode</p>
16		<p>DATEST2: Monitor for the internal DAC ch.4 output</p>
17		<p>DAOUT1: External DAC ch.5 output</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
18		DAOUT2: External DAC ch.21 output
19		DAOUT3: External DAC ch.31 output
20		SCHTEST: SCH mode monitor
21		DAOUT4: Monitor for external DAC ch.20 output and other channel output DC Ground pin 124 for a test mode
22		DATA: DAC data input
23		V <sub>SS</sub> : Logic-block GND
24		V <sub>DD</sub> : Logic-block power source monitor: approx. 3.5 V
25		VD: Vertical synchronizing pulse input
26		HD: Horizontal synchronizing pulse input

### ■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
27		<b>LL SW:</b> LL/int. setting High: LL mode Low: int. mode
28		<b>NP SW:</b> NTSC/PAL setting
29		<b>EXTLO:</b> Power on lead setting High: DAC fluctuation disabled Low: DAC fluctuation enabled
30		<b>EXTLDB:</b> DAC load pulse input 2 Ch.17 to ch.32 are allocated.
31		<b>EXTLDA:</b> DAC load pulse input 1 Ch.1 to ch.16 are allocated.
32		<b>NCE:</b> CE control input for EEPROM
33		<b>RSTM:</b> RST control input for EEPROM

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
34		<p><math>f_H</math> LOCK: Int. mode error pulse detection output: approx. <math>2 V_{DC}</math></p>
35	—	<p>GND: XTAL: encoder-system GND</p>
36		<p>XTAL IN: <math>4f_{SC}</math> input</p>
37	—	N.C.
38	—	N.C.
39		<p>XTAL OUT: <math>4f_{SC}</math> output</p>
40	—	<p><math>V_{CC}</math> : XTAL: encoder-system <math>V_{CC}</math></p>
41		<p>SCLK: DAC CLK input/output: CLK input at adjustment CLK output at reading EEPROM data</p>
42		<p>RSTE: RST output for EEPROM</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
43		<p>PONRE: CE output for EEPROM</p>
44		<p>CHC/BFP: Chroma high cut setting/BFP input, jointly used for high luminance threshold in variable setting of WB speed</p>
45		<p>WBSTL/SYNC: Low luminance threshold in variable setting of WB speed Sync. pulse input</p>
46		<p>WBDET: WB variable switch detection output</p>
47		<p>B-Y IN: B-Y signal encoder input</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
48		<p>R-Y IN: R-Y signal encoder input</p>
49		<p>BYDCL: Low color temperature tilt setting for B-Y color regeneration curve</p>
50	—	<p>VREF IN: VREF (pin 115) input</p>
51		<p>C OUT: Encoder chroma output</p>
52		<p>BYDCH: High color temperature tilt setting for B-Y color regeneration curve</p>
53		<p>BG MONI: B-Y color regeneration curve monitor</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
54		<p>R-Y DET: R-Y comparator input for WB</p>
55		<p>RLIM IN: RWBDC detection</p>
56		<p>BLIM IN: BWDC detection</p>
57		<p>B-Y DET: B-Y comparator input for WB</p>
58		<p>VD2 OUT: VD2 pulse separation output</p>

### ■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
59		<b>VD2DATA:</b> Video signal +VD2 input
60		<b>75DR IN:</b> Video signal input before 75 Ω termination
61		<b>C IN:</b> Chroma signal input For Y/C mix.
62		<b>Y IN:</b> Luminance signal input For Y/C mix.
63		<b>WCLIP:</b> Color difference high brightness clip setting



■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
64	—	N.C.
65	—	N.C.
66	—	N.C.
67	—	N.C.
68		TRAP: Y/C mix. signal unnecessary frequency characteristics elimination setting
69		YCMIX OUT: Y/C mix. output
70		YCMIX IN: Y/C mix. signal driver input sync. chip clamp
71		FB: FB input for V sag correction
72	—	V <sub>CC</sub> : V <sub>CC</sub> for Y/C mix., driver, color regeneration circuit

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
73		<p>75DR OUT: 75 Ω driver output</p>
74	—	<p>GND: GND for Y/C mix., driver, color regeneration circuit</p>
75		<p>AGC OUT: YAGC output</p>
76		<p>0H GAMIN: Y gamma input non-delay signal</p>
77		<p>KNEE: Y gamma circuit knee setting: normally open</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
78		<p>IH GAMIN: Y gamma input delay signal</p>
79		<p>YGAM DCC: Y gamma output DC stabilizing circuit capacitor pin</p>
80		<p>YGAM OUT: Y gamma output</p>
81		<p>PED SET: Pedestal level setting</p>
82		<p>VAPOUT: V aperture output</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
83		<p>Y OUT: Luminance signal H/L clip Output with an appended pedestal.</p>
84	—	<p>GND: Signal processing-system GND</p>
85		<p>YGAMMA IN: Y gamma signal H aperture generation circuit input</p>
86		<p>FADE: Fade setting Fade status is 0.5 V or less.</p>
87		<p>HAP OUT: H aperture output</p>
88		<p>HAP BC IN: H aperture coring input</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
89		<p>VAP BC IN: V aperture coring input</p>
90		<p>BCLIP OUT: Luminance signal aperture mix. output</p>
91	<p>—</p>	<p>V<sub>CC</sub> : Signal processing-system V<sub>CC</sub></p>
92		<p>PEDESET IN: Luminance +aperture signal input</p>
93		<p>LLSUP IN: AGC output detection DC input</p>
94		<p>B-Y OUT: B-Y signal output</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
95		<p>R-Y OUT: R-Y signal output</p>
96		<p>CGAMMA R-YIN: Color difference input (R-Y) after coincidence</p>
97		<p>CGAMMA Y-BIN: Color difference input (Y-B) after coincidence</p>
98		<p>CSW Y-BOU: Color difference input (Y-B) for coincidence</p>
99		<p>CSW R-YOUT: Color difference input (R-Y) for coincidence</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
100		<p>C0H IN: S/H output non-delay signal input</p>
101	—	N.C.
102	—	N.C.
103		<p>C1H IN: S/H output delay signal input</p>
104		<p>1HGC OUT2: Amplitude adjustment amp. output for CCD DL output (color difference)</p>
105		<p>1HGC IN2: Amplitude adjustment amp. input for CCD DL output (color difference)</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
106		<p>R-Y DCC: Connect a capacitor for DC control</p>
107		<p>1HGC OUT1: Amplitude adjustment amp. output for CCD DL output (luminance)</p>
108		<p>B-Y DCC: Connect a capacitor for DC control</p>
109		<p>1HGC IN1: Amplitude adjustment amp. input for CCD DL output (luminance)</p>
110		<p>CAGC TRAP: 4f<sub>SC</sub> component elimination setting</p>



■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
111		<p>S/H DCC1: Capacitor connecting pin to stabilize sample hold output DC</p>
112		<p>ALC SW: ALC/ELC changeover SW Low: ALC mode High: ELC mode</p>
113		<p>AGC SW: AGC on/off SW Low: on High: off</p>
114		<p>S/H OUT: Output after color separation, S/H and WB</p>
115		<p>V<sub>REF</sub> OUT: Reference voltage supply source: approx. 1.75 V Impedance: approx. 1 Ω</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
116		<p>SP2: Sampling pulse input</p>
117		<p>SP1: Sampling pulse input</p>
118		<p>S/H DCC 2: Capacitor connecting pin to stabilize a sample hold output DC</p>
119		<p>SIG IN: CDS signal input</p>
120		<p>AGC FB: FB pin for AGC OP amp.</p>

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description
121		<p>AGC OP-: Negative input for AGC OP amp.</p>
122		<p>CDSSIG IRIS: CDS signal input (for iris)</p>
123		<p>ALC DCC: Iris output stabilizing capacitor connecting pin</p>
124		<p>CPOB/HC: CPOB pulse input Luminance high cut setting</p>
125		<p>CP2/PBLK/CBLK: CP2, PBLK, CBLK pulse input</p>

### ■ Terminal Equivalent Circuits (continued)


Pin No.	Equivalent circuit	Description
126		DIST: ELC detection pulse
127		DRCT: ELC detection pulse
128	—	N.C.

### ■ Usage Notes


- Turn on power supply  
Voltage supply to each  $V_{CC}$  pin (pin 11, pin 40, pin 72 and pin 91) should be done simultaneously.
- Arrangement by external parts
  - Select a crystal part and adjust trimmer capacitor or variable capacitor so as to be a center frequency at free-running oscillation of  $4f_{SC}$  crystal.
  - The trap to be applied to pin 80 output is intended to eliminate  $f_{SK}/2$ , but decide it after studying carefully the use condition of a subject etc..
  - As a countermeasure against an instantaneous power failure, the power reset circuit should be added to EXTLD pin of pin 29. And be sure to short-circuit it to GND when the power has recovered, and be sure to set the reset circuit so that the power is supplied after a waiting time of 16 V (V: vertical scanning period) or more from the input of stable HD and VD pulses applied at the same time that power supply is applied.

■ Application Notes

1. D/A pulse timing



2. D/A control data format



D0	D1	D2	D3	D4	D5	D6	D7	Equation for D/A output calculation arithmetic
0	0	0	0	0	0	0	0	$(V_{DD} / 256) \times 1$
1	0	0	0	0	0	0	0	$(V_{DD} / 256) \times 2$
0	1	0	0	0	0	0	0	$(V_{DD} / 256) \times 3$
1	1	0	0	0	0	0	0	$(V_{DD} / 256) \times 4$
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
0	1	1	1	1	1	1	1	$(V_{DD} / 256) \times 255$
1	1	1	1	1	1	1	1	$(V_{DD} / 256) \times 256$

Load A

D8	D9	D10	D11	Selected ch.	Control functions
0	0	0	0	ch.1	ELC level
0	0	0	1	ch.2	R matrix
0	0	1	0	ch.3	B matrix
0	0	1	1	ch.4	External output (pin 16 output)
0	1	0	0	ch.5	External output (pin 17 output)
0	1	0	1	ch.6	LLSP setup
0	1	1	0	ch.7	Delay signal amp. gain control 1
0	1	1	1	ch.8	Delay signal amp. gain control 2
1	0	0	0	ch.9	AGC level
1	0	0	1	ch.10	AGC off gain
1	0	1	0	ch.11	CAGC max. gain
1	0	1	1	ch.12	YHI clip
1	1	0	0	ch.13	Burst level

■ Application Notes (continued)

2. D/A control data format (continued)


Load A (continued)

D8	D9	D10	D11	Selected ch.	Control functions
1	1	0	1	ch.14	External output (pin 15 test output)
1	1	1	0	ch.15	Carrier balance R (7 bits)
1	1	1	1	ch.16	Carrier balance B (7 bits)

Load B

D8	D9	D10	D11	Selected ch.	Control functions
0	0	0	0	ch.17	Burst phase
0	0	0	1	ch.18	B color regeneration DC
0	0	1	0	ch.19	B color regeneration KNEE
0	0	1	1	ch.20	External output (pin 21 test output)
0	1	0	0	ch.21	External output (pin 18 output)
0	1	0	1	ch.22	BWB offset
0	1	1	0	ch.23	RWB high limit
0	1	1	1	ch.24	RWB low limit
1	0	0	0	ch.25	RWB offset
1	0	0	1	ch.26	BWB high limit
1	0	1	0	ch.27	BWB low limit
1	0	1	1	ch.28	R color regeneration DC
1	1	0	0	ch.29	R color regeneration limit
1	1	0	1	ch.30	R color regeneration tilt
1	1	1	0	ch.31	External output (pin 19 output)
1	1	1	1	ch.32	YAGC max. gain

Application Circuit Example (Board camera)



For PAL system  
 C53 2.2µF  
 R75 3.9kΩ  
 R76 6.8kΩ  
 R77 Open  
 R78 Open  
 R79 Short

\* IC1: Pin 23 and pin 35 should be grounded separately.  
 Note) Capacitance of the ceramic capacitor without a specified value is 0.1 µF.

## Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products, and no license is granted under any intellectual property right or other right owned by our company or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).  
Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.