Hot Swap Controller

Features

- ▶ 10 to 90V operation, positive or negative supply
- UV/OV lock out & power-on-reset
- Circuit breaker
- 100ms startup timer
- Automatic retry or latched operation
- Low Power, 400µA sleep mode
- Active low power good
- 8-Lead SOIC package

Applications

- 48V central office switching
- ▶ 24V cellular and fixed wireless systems
- ▶ 24V PBX systems
- Line cards
- 48V powered ethernet for VolF
- Distributed power systems
- Power supply control
- ▶ 48V storage networks
- Electronic circuit breaker

General Description

The Supertex HV311 Hot Swap Controller provides inrush current limiting and other power supply support functions for hot swap equipment. Current limiting is provided by control of an external MOSFET which is placed in the return line of the power supply connection. Placement in the return allows use of an N-channel MOSFET without the need for high side driving.

An internal clamp at the GATE pin activates when full bias for the HV311 is not available, thus keeping the MOSFET in the off-state during the initial insertion phase. As soon as adequate bias is available for the main control circuits, the UV (undervoltage) and OV (overvoltage) pins check for normal operating voltage on the power supply input.


Once normal operating voltage is present, the GATE voltage for the external MOSFET ramps up at a constant rate. The rate is controlled by the value of an external capacitor placed at the RAMP pin. At some point the external MOSFET channel is enhanced, allowing power supply current to flow, thereby energizing downstream power supply capacitors.

During the GATE ramp up the power supply current is monitored with the aid of an external sense resistor which forces reduction in the ramp rate when the power supply current reaches a set limit. The limit is set by the value of the external sense resistor and the threshold of the current sense amplifier (50mV).

Once inrush current subsides, the GATE voltage resumes its rise to the output voltage of an internal regulator V_{REG} , with an output voltage ranging from 8.5 to 12V. When GATE is within 1.2V of V_{REG} , GATE is pulled high to V_{REG} with an internal switch, the open-drain PWRGD pin pulls low, and the HV311 enters a low power mode.

The HV311 includes a start-up timer and a circuit breaker function to protect the MOSFET from excessive power dissipation. The start-up timer trips when the start-up phase exceeds 100ms. The circuit breaker trips at double the current limit threshold (100mV). Upon tripping of either the start-up timer or the circuit breaker the MOSFET is turned off, and the \overline{PWRGD} pin becomes high impedance. Thereafter, a programmable automatic retry timer allows the MOSFET to cool down before resetting and restarting. The automatic retry can be disabled by adding an external resistor at the RAMP pin (about 2.5M Ω , see applications section).

Typical Application Circuit



Ordering Information

<u> </u>	Package Options
Device	8-Lead SOIC (Narrow Body) 4.90x3.90mm body 1.75mm height (max) 1.27mm pitch
HV311	HV311LG-G






Absolute Maximum Ratings

Value
-0.3V to +100V
-0.3V to +100V
-0.3V to +12V
-40°C to +85°C
-40°C to +125°C
-65°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



Product Marking



Y = Last Digit of Year Sealed WW = Week Sealed L = Lot Number = "Green" Packaging

8-Lead SOIC (LG)

Electrical Characteristics (-40°C to +85°C unless otherwise specified, all voltages are referenced to V

						EE'
Sym	Parameter	Min	Тур	Max	Units	Conditions
Supply						
V _{DD}	Supply voltage	10	\-\	90	1V	
	Supply current	-	600	700	μA	V _{DD} = 48V, mode = limiting
I _{DD}	Standby mode supply current	-	400	450	μΑ	V _{DD} = 48V, mode = standby
OV and U	V Comparators					
V_{RTH}	Rising threshold	-	1.26	-	V	Low to high transition
V _{FTH}	Falling threshold	-	1.16	-	V	High to low transition
V _{HYS}	Hysteresis	-	100	-	mV	
1	Input current ¹	-	-	1.0	nA	V _{UV} = 1.9V
Current Li	mit					
V	Current limit threshold voltage	40	50	60	m\/	V = 1.9V V = 0.5V

V _c	-	Current limit threshold voltage	40	50	60	mV	$V_{UV} = 1.9V, V_{OV} = 0.5V$
V _c	3	Circuit breaker threshold voltage	80	100	120	mV	V _{UV} = 1.9V, V _{OV} = 0.5V

Notes:

1. Guaranteed by design.

⁻G indicates package is RoHS compliant ('Green')

Electrical Characteristics (-40°C to +85°C unless otherwise specified, all voltages are referenced to V_{EE})

_	rameter	Min	Тур	Max	Units	Conditions					
Gate Drive Output											
V _{GATE} Max	ximum GATE drive voltage	8.5	10	12	V	V _{UV} = 1.9V, V _{OV} = 0.5V					
I _{GATEUP} GA	ATE drive pull-up current	500	-	-	μΑ	V _{UV} = 1.9V, V _{OV} = 0.5V					
I _{GATEDOWN} GA	ATE drive pull-down current	40	-	-	mA	V _{UV} = 0V, V _{OV} = 0.5V					

Ramp Timing Control (Test conditions: $C_{LOAD} = 100 \mu F$, $C_{RAMP} = 10 n F$, $V_{UV} = 1.9 V$, $V_{OV} = 0.5 V$, External MOSFET is IRF5303)

I _{RAMP}	Ramp pin output current	-	10	-	μA V _{SENSE} = 0V
t _{POR}	Time from UV to GATE turn on ¹	2.0	-	-	ms
t _{RISE}	Time from GATE turn on to V _{SENSE} limit	400	-		us
t _{LIMIT}	Duration of current limit mode	- (5.0	$G \setminus$	ms
t _{PWRGD}	Time from current limit to PWRGD	√ -	5.0	1-1	ms
V _{RAMP}	Voltage on ramp pin in current limit mode ²	1-1	3.6		V
t _{STARTLIMIT}	Start up time limit	80	100	120	ms
t _{CBTRIP}	Circuit breaker delay time	2.0	-	5.0	μs May be extended by external RC circuit
t _{AUTO}	Automatic restart delay time	12	-	-	s

Power Good Output

V _{PWRGD(HI)} Power good pin breakdown voltage	90	7	+ V	PWRGD is high
V _{PWRGD(LO)} Power good pin output low voltage	-	0.5	0.8 V	I _{PWRGD} = 1.0mA, PWRGD is low


Dynamic Characteristics

t _{GATEHLOV}	OV delay	. 1			-	-	500	ns	
t _{GATEHLUV}	UV delay		$\langle V \rangle$		-	-	500	ns	

Notes:

- This timing depends on the threshold voltage of the external N-Channel MOSFET. The higher its threshold is, the longer this timing. This voltage depends on the characteristics of the external N-Channel MOSFET. V_{th} = 3.0V for an IRF530. IRF530 is a registered trademark of International Rectifier.
- 2.

Functional Block Diagram



Functional Description

The HV311 provides control over the power supply current on systems where circuit cards are inserted into live backplanes. Such systems can frequently be found in the telecom, data networking and computing industry. The device provides means of limiting the power supply current after contact with the live backplane is made, thereby protecting card and backplane connectors and reducing the voltage disturbance on the backplane's power supply. Additional protection is provided in the form of a circuit breaker function and a start-up time limiter, both for protection of the external MOSFET and the system as a whole.

Start-up Sequence

After first contact is made with the backplane, the HV311 tries to establish an internal bias supply of 10V. During this time, GATE and RAMP are positively held low by circuitry that can operate with partial supply voltage, and PWRGD is in a high impedance state.

When the internal bias supply is in regulation, the undervoltage (UV) and overvoltage (OV) comparators start monitoring the

external power supply. External resistor dividers at UV and OV pin set the window for normal operating supply voltage. These may be two individual dividers, or a single divider with two taps, as shown in the application diagrams.

Once the power supply voltage is within normal operating range, a $10\mu A$ internal source turns on to charge an external capacitor at the RAMP pin. The voltage at the GATE output follows the RAMP pin voltage with an offset of about 2.5V for control of the external MOSFET.

Power supply current starts to flow once the GATE voltage reaches the MOSFET threshold voltage, which is typically in the 2.0 to 4.0V range. The current sense amplifier at the SENSE pin reduces the RAMP charging current in proportion to the supply current, thereby slowing the voltage rise at RAMP, and thus the rise of the GATE voltage. At a sense voltage of 50mV the RAMP current is reduced to zero, and the RAMP and GATE voltages stop rising, thereby preventing a further rise in the power supply current.

Functional Description (cont.)

Once external power supply capacitors are charged, the power supply current subsides, and the RAMP current increases again to its maximum value of 10µA. The RAMP and GATE voltages resume their rise. When the RAMP voltage is within 1.2V of the internal supply, then GATE is connected to the internal supply, and the open-drain PWRGD pin is pulled low, marking the end of the start-up.

If the start-up sequence is not finished within 100ms, then the internal start-up timer causes a reset of the RAMP and GATE voltage to 0V, and the automatic retry timer is started to allow the MOSFET to cool off. After the retry delay a new startup sequence is initiated if the power supply voltage is within the normal operating range, as determined by the UV and OV comparators.

The circuit breaker monitors the sense amplifier for the presence of an overcurrent condition at all times. The overcurrent threshold is set at twice the maximum inrush current threshold. Should overcurrent occur, then RAMP and GATE are brought to zero, PWRGD returs to high impedance, and the automatic retry timer is started.

The automatic retry timer can be disabled by attachment of an additional resistor at the RAMP pin if a latched shutdown is desired.

A further reduction in the ramp rate of the RAMP and GATE voltages can be attained by connection of a feedback capacitor from the drain node to the RAMP pin. During startup the drain voltage drops at a rate proportional to the inrush current. This falling voltage waveform can be used to further reduce the current that flows onto the RAMP capacitor, thereby reducing the maximum inrush current.

Design Information

Setting up the UV and OV comparators

The following example shows how the resistors for the threshold setting divider can be determined. The procedure applies to the (R1, R2, R3) divider having two taps as shown on the typical applications diagram.

The following procedure bases the selection of the divider resistors on specification of the shutdown / disable voltages. A similar procedure can be devised that bases selection on specification of the enable voltages.

Let's assume the following:

- nominal divider current draw $I_{NOM} = 100 \mu A$,
- nominal power supply voltage $V_{NOM} = 50V$,
- overvoltage shutdown voltage V_{ovs} = 65V,
- undervoltage shutdown voltage $V_{UVS} = 35V$,
- negligible (UV, OV) comparator input currents,
- Comparator rising threshold V_{RTH} = 1.26V
- Comparator falling threshold V_{FTH} = 1.16V

The following applies:

- $R_{123} = (R_1 + R_2 + R_3)$
- $R_{123} = V_{NOM} / I_{NOM}$
- $R_{123} = 500k\Omega$

R₂ follows from the OV shutdown voltage:

- $DF_{OV} = R_3 / R_{123}$
- $V_{RTH} = V_{OVS} \cdot DF_{OV}$
- $R_3 = R_{123} \cdot V_{RTH} / V_{OVS}$
- $R_3 = 9.692k\Omega$ (97.6k 1%)

R, follows from the UV shutdown voltage:

- $DF_{UV} = (R_2 + R_3) / R_{123}$
- $V_{\text{FTH}} = V_{\text{UVS}} \cdot \text{DF}_{\text{UV}}$ $R_2 + R_3 = R_{123} \cdot V_{\text{FTH}} / V_{\text{UVS}}$ $R2 = 6.879 \text{k}\Omega \text{ (6.81k 1\%)}$

And:

• $R1 = 483.429k\Omega$ (487k 1%)

Now the upper and lower enable voltages can be deter-

- Lower Enable Voltage V
- Upper Enable Voltage V
- $V_{RTH} = DF_{UV} \cdot V_{LEN}$
- $V_{ETH} = DF_{OV} \cdot V_{UEN}$
- $V_{LEN} = 38.0V$
- $V_{IIEN} = 59.8V$

Programming Maximum Inrush Current and Circuit **Breaker Current**

The values of the current limit threshold voltage $V_{\scriptscriptstyle {\rm CL}}$ and the external current sense resistor R_{cs} determine the maximum power supply current during startup I_{MAX} (the maximum inrush current). Similarly the circuit breaker trip current I_{CR} is determined by the values of the circuit breaker threshold voltage V_{CB} and the value of R_{CS} .

Design Information (cont.)

A numerical example:

$$V_{CL} = 50 \text{mV}$$

 $V_{CB} = 100 \text{mV}$

$$R_{CS}^{OB} = 10 \text{m}\Omega$$


$$I_{MAX} \cdot R_{CS} = V_{CL}$$

$$I_{CB} \cdot R_{CS} = V_{CB}$$

$$I_{MAX} = 5.0A$$

$$I_{CR} = 10A$$

Timing



The figure shows the sequence of events during startup and associated timing characteristics. The following is a discussion of timing values assuming the following component values:

- $C_{RAMP} = 10nF$
- $C_{LOAD} = 100 \mu F$
- $V_{VDD} = 48V$
- MOSFET = IRF530
- $V_{GS(TH)} = 3.0V$
- $g_{\rm m} = 7.4$ S
- $R_{CS} = 50 \text{m}\Omega (I_{MAX} = 1.0 \text{A})$

A number of false starts may be caused by contact bounce at the card edge. The startup begins when $V_{_{\mbox{\footnotesize VIN}}}$ rises through the lower enable voltage V_{LEN}, whose level is programmed at the UV comparator.

t_{start}

During this time the RAMP voltage rises steadily as the 10µA current source charges capacitor C_{RAMP}. The voltage at the GATE pin starts to follow the RAMP pin voltage when V_{RAMP} reaches a fixed offset voltage V_{OFS} of about 1.2V after a delay indicated as t_{START} in the figure.

- $t_{START} \cdot I_{RAMP} = V_{OFS} \cdot C_{RAMP}$ $t_{START} = (1.2)(10n)/(10\mu)$ $t_{START} = 1.2ms$

This time interval is associated with the rise of the GATE voltage from zero to the gate threshold voltage of the external MOSFET.

- $t_{\text{TH}} \cdot I_{\text{RAMP}} = V_{\text{GS(TH)}} \cdot C_{\text{RAMP}}$
- $t_{TH} = (3)(10n)/(10\mu)$
- $t_{START} = 3.0 ms$

During this time period the drain current rises more or less exponentially to the maximum inrush current I_{MAX}. As current rises from zero, the RAMP current is reduced by the action of the current sense amplifier, hence the more or less exponential current rise. t_{RISE} is here defined as the time to reach 90% of I_{MAX}.

- 90% rise corresponds to 2.3T
- $I_{RAMP} \cdot T = C_{RAMP} \cdot \Delta V_{GS}$
- $I_{MAX} \approx g_{m} \cdot \Delta V_{GS}$
- $t_{\text{RISE}} \approx 2.3(C_{\text{RAMP}} \cdot I_{\text{MAX}}) / (I_{\text{RAMP}} \cdot g_{\text{m}})$
- $t_{RISF} \approx (2.3)(10n)(1)/(10\mu)(7.4) = 0.3ms$

During this time period the external load capacitor is charged at I_{MAX}.

- $I_{MAX} \cdot t_{LIM} = C_{LOAD} \cdot V_{VDD}$
- $t_{IIM} = (100\mu)(48) / (1)$
- $t_{_{IIM}} = 4.8 \text{ms}$

t_{PWRGD}

Final rise of GATE voltage to V_{REG} minus about 1.2V.

- $I_{\text{RAMP}} \cdot t_{\overline{\text{PWRGD}}} = C_{\text{RAMP}} \cdot (V_{\text{REG}} (1.2V + V_{\text{GS(TH)}} + \Delta V_{\text{GS}}))$
- $t_{\overline{PWRGD}} = (10n)(10 (1.2 + 3 + 1/7.4)/(10\mu)$
- $t_{\overline{PWRGD}} = 4.3 \text{ms}$

Startup Timer

The startup timer limits the startup to 100ms. Should there be an overload or short circuit during startup, then the external pass transistor will carry current for no more than 100ms. Upon tripping of the timer the RAMP and GATE voltages reset to zero, and the autoretry timer starts if enabled.

Circuit Breaker

The circuit breaker trips in less than 5.0µs when the voltage across the sense resistor reaches 100mV. Upon tripping of the circuit breaker the RAMP and GATE voltages reset to zero, and the autoretry timer starts if enabled.

Autoretry Timer

The retry interval is determined by charging and discharging the C_{RAMP} capacitor 256 times. One cycle corresponds to charging of C_{RAMP} to 8.0V with a current of 2.5 μA , and subsequent discharging to zero with a current of 2.5 μA . Hence:

•
$$I_{CHARGE} \cdot t_{CYCLE} = C_{RAMP} \cdot 2 \cdot \Delta V$$


•
$$t_{CYCLF} = (10n)(2)(8)/(2.5\mu)$$

•
$$t_{AUTORETRY} = (256)(64m)$$

The autoretry timer can be disabled by adding a resistor at the RAMP pin. A resistor which keeps the RAMP voltage from rising to 8.0V will keep the timer from counting. This can accomplished by adding a resistor at the RAMP pin with a value of about $2.5 \text{M}\Omega$. Note that this resistor forms an additional load during the startup, thereby causing the time intervals to increase somewhat.

Kelvin Connections

In order to make an accurate measurement of power supply current it is advisable to make use of Kelvin connections. The idea is to not incur voltage drops in the sense leads due to the main power supply current. See diagram below.



Paralleling External MOSFETs


Equal current sharing may not be achievable due to the tolerance issues with the threshold voltage and gain characteristics of the MOSFETs. Paralleling of devices is not recommended. The issues with paralleling can be alleviated by using resistor ballasting.

For this application the HV311 with active low PWRGD is recommended where the PWRGD pins of multiple hot swap circuits can be connected in a wired OR configuration.



PWRGD Output

Many DC/DC PWM converters reference their ENABLE inputs to the negative input terminal. If the ENABLE input is active LOW then the HV311 can be directly connected as shown below (Application Circuit 1) since the open drain PWRGD output is in a High-Z state until the external MOSFET is fully turned on and the potential on the negative input of the converter is essentially the same as the VEE pin of the HV311.




Note:

A capacitor may be needed to slow PWRGD dv/dt if gate oscillations are observed when V_{IN} is close to OV_{LO}.

Application Circuit 2


However, if the DC/DC PWM Converter with the ENABLE input circuit configuration was active HIGH, then the apparent choice of the HV311 would result in the creation of a current path through the protective diode clamp of the ENABLE input and the PWRGD output MOSFET of the HV311. For this situation the HV311 should be used as shown below.



Note:

A capacitor may be needed to slow \overline{PWRGD} dv/dt if gate oscillations are observed when V_{IN} is close to OV_{LO} .

In some applications the PWRGD signal is used to activate load circuitry on the isolated output side of the DC/DC PWM Converter. In this situation an optocoupler is needed to provide the required isolation as shown below.




Note:

A capacitor may be needed to slow \overline{PWRGD} dv/dt if gate oscillations are observed when V_{IN} is close to OV_{LO} .

Application Circuit 4

When the details of the load ENABLE circuitry is not known, using an optocoupler always provides a safe solution.




Note:

A capacitor may be needed to slow \overline{PWRGD} dv/dt if gate oscillations are observed when $V_{_{IN}}$ is close to $OV_{_{LO}}$.

Filtering Voltage Spikes on Input Supply

In some systems over voltage spikes of very short duration may exist. For these systems a small capacitor may be added from the OV pin to the VEE pin to filter the voltage spikes.




Note:

A capacitor may be needed to slow \overline{PWRGD} dv/dt if gate oscillations are observed when V_{IN} is close to OV_{LO} .

Application Circuit 6

Unfortunately this will also cause some delay in responding to UV conditions. If this UV delay is not acceptable, then separate resistor dividers can be provided for OV and UV with a capacitor connected from OV pin to the VEE pin.




Note:

A capacitor may be needed to slow \overline{PWRGD} dv/dt if gate oscillations are observed when V_{IN} is close to OV_{LO} .

Using Short Connector Pin

In some systems short connector pins are used to guarantee that the power pins are fully mated before the hot swap control circuit is enabled. For these systems the positive (VDD) end of the R1, R2, and R3 resistor divider should be connected to




Note:

A capacitor may be needed to slow PWRGD dv/dt if gate oscillations are observed when V_{IN} is close to OV_{LO}.

Application Circuit 8


If separate resistor dividers are used for OV and UV, then only the positive (VDD) end of the UV resistor divider should be connected to the short pin.



Note:

A capacitor may be needed to slow \overline{PWRGD} dv/dt if gate oscillations are observed when $V_{_{IN}}$ is close to $OV_{_{LO}}$.

If a system requires the use of a short connector pin on the negative supply lead to guarantee that the power pins are fully mated before the hot swap control circuit is enabled and uses separate resistor dividers for UV and OV, then a 6.2 to 10V Zener diode must be connected from the OV pin to the VEE pin and only the OV divider should be connected to the short pin.




Note:

A capacitor may be needed to slow PWRGD dv/dt if gate oscillations are observed when V_{IN} is close to OV_{LO}.

Application Circuit 10

If a system requires the use of a short connector pin on the negative supply lead to guarantee that the power pins are fully mated before the hot swap control circuit is enabled and uses separate resistor dividers for UV and OV, then a 6.2V to 10V zener diode must be connected from the OV pin to the VEE pin and only the OV divider should be connected to the short pin.




Note:

A capacitor may be needed to slow PWRGD dv/dt if gate oscillations are observed when V_{IN} is close to OV_{IO}.

Increasing Under Voltage Hysteresis

If the internally fixed under voltage hysteresis is insufficient for a particular system application, then it may be increased by using separate resistor dividers for OV and UV and providing a resistor feedback path from the GATE pin to the UV pin.



Note:


A capacitor may be needed to slow \overline{PWRGD} dv/dt if gate oscillations are observed when V_{IN} is close to OV_{LO} .

Application Circuit 12

Reverse Polarity Protection

The UV and OV pins are protected against reverse polarity input supplies by internal clamping diodes and the fault currents are sufficiently limited by the impedance of the external resistor divider, however, a low current diode with a 100V breakdown rating must be inserted in series with the VDD pin.

This method (shown in **Application Circuit 12**) will protect the hot swap control circuit however, due to the intrinsic diode in the external MOSFET, the load will not be protected from reverse polarity voltages.




Note

A capacitor may be needed to slow PWRGD dv/dt if gate oscillations are observed when V_{IN} is close to OV_{IO}.

Redundant Supplies

Many systems use redundant primary power supplies or battery backup. When redundant AC powered sources are used they are generally diode OR'ed to the load on the hot terminal. For these systems, the use of independent hot swap controllers is recommended with the diode OR'ing provided after the hot swap controllers. The HV311 is ideally suited for such applications since two or more active low PWRGD signals can be connected to a single active low ENABLE pin, thus enabling the load as long as at least one primary power source is available. By adding low current 100V diodes in series with the VDD pins, full reverse polarity protection on either power source is also provided.




Note:

A capacitor may be needed to slow \overline{PWRGD} dv/dt if gate oscillations are observed when V_{IN} is close to OV_{LO} .

Use with Negative Ground

The HV311 may be used with many positive ground systems where DC/DC PWM converters have isolated outputs and their inputs need not be ground referenced.



Note:

A capacitor may be needed to slow PWRGD dv/dt if gate oscillations are observed when V_{IN} is close to OV_{LO}


Application Circuit 15

Extending Circuit Breaker Delay

Connecting a resistor in series with the SENSE pin and a capacitor between the SENSE and VEE pins as shown in the following diagram may be used to extend the circuit breaker delay time beyond the 5µs internally set delay time.

The time delay achievable by this method is limited since this **Application Circuit 7** delay circuit will also effect the current control feedback loop and will result in a current overshoot during the external pass device turn on transition to current limit. If the time delay required for the circuit breaker causes excessive current overshoot during the turn on transition then the following circuit may be used, where the RC filter is switched on after the completion of the current limit control function of the hot swap controller.






Note:

A capacitor may be needed to slow PWRGD dv/dt if gate oscillations are observed when V_{IN} is close to OV_{IO}.

Latched Operations

For those applications that need to disable the auto retry capability, the following circuit disables the auto retry feature.



Note:


A capacitor may be needed to slow \overline{PWRGD} dv/dt if gate oscillations are observed when V_{IN} is close to OV_{Lo} .

Pin Description

	3 51 1 P (1) 5 1.	
Pin#	Name	Description
1	PWRGD	The power good output pin. Pin is an open-drain output. Connect to power module enable pins and the like with internal or external pull-up resistor(s). This open-drain pin is high impedance during the start-up phase, during fault, and automatic retry periods, and low otherwise.
2	ov	The overvoltage input pin. Input to the OV/UV window comparator. Monitors the power supply voltage, for purpose of detecting the normal operating voltage condition.
3	UV	The undervoltage input pin. Input to the OV/UV window comparator. Monitors the power supply voltage, for purpose of detecting the normal operating voltage condition.
4	VEE	The negative power supply pin. Connect to the negative of the incoming power supply.
5	SENSE	The current sense pin. Connect the current sense resistor between the VEE and SENSE pins. Regulates the Inrush current to 50mV equivalent. Trips on over current at 100mV equivalent.
6	GATE	The gate output. Connect to the gate of external MOSFET. Connect the source of the MOSFET source to the VEE pin.
7	RAMP	The RAMP input pin. Connect a capacitor between this pin and VEE to control the ramp rate of the voltage at the GATE pin during power-up. Add a resistor of about $2.5 \text{M}\Omega$ to disable the autoretry feature.
8	VDD	The positive power supply pin. Connect to the positive of the incoming power supply.

8-Lead SOIC (Narrow Body) Package Outline (LG)

4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



Note:

 This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	A1	A2	b	D	Е	E1	е	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*		0.25	0.40			0 °	5 °
	NOM	-	-	-	-	4.90	6.00	3.90	1.27 BSC	_	_	1.04 REF	0.25 BSC	-	-
	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27			8 º	15°

JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.

* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version H101708.

(The package drawings in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

