




- ▼ Lower Gate Charge
- ▼ Simple Drive Requirement
- ▼ Fast Switching Characteristic
- ▼ Halogen Free & RoHS Compliant Product




BV_{DSS}	100V
$R_{DS(ON)}$	150mΩ
I_D	2.5A

Description

AP5321 series are from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The SO-8 package is widely preferred for all commercial-industrial surface mount applications using infrared reflow technique and suited for voltage conversion or switch applications.



Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	100	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_A=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	2.5	A
$I_D @ T_A=70^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	2	A
I_{DM}	Pulsed Drain Current ¹	10	A
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation	2	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	62.5	°C/W



Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_{\text{D}}=250\mu\text{A}$	100	-	-	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_{\text{D}}=2\text{A}$	-	-	150	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_{\text{D}}=250\mu\text{A}$	1	-	3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=10\text{V}$, $I_{\text{D}}=2\text{A}$	-	2.8	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=80\text{V}$, $V_{\text{GS}}=0\text{V}$	-	-	10	μA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge	$I_{\text{D}}=2\text{A}$	-	10	16	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=80\text{V}$	-	2	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=10\text{V}$	-	4	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DS}}=50\text{V}$	-	6.5	-	ns
t_r	Rise Time	$I_{\text{D}}=2\text{A}$	-	7	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_{\text{G}}=3.3\Omega$	-	14	-	ns
t_f	Fall Time	$V_{\text{GS}}=10\text{V}$	-	3.5	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	420	672	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=25\text{V}$	-	60	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	40	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=1.5\text{A}$, $V_{\text{GS}}=0\text{V}$	-	-	1.3	V
t_{rr}	Reverse Recovery Time	$I_{\text{S}}=2\text{A}$, $V_{\text{GS}}=0\text{V}$	-	40	-	ns
Q_{rr}	Reverse Recovery Charge	$dI/dt=100\text{A}/\mu\text{s}$	-	75	-	nC

Notes:

1. Pulse width limited by Max. junction temperature.
2. Pulse test
3. Surface mounted on 1 in² copper pad of FR4 board, t \leq 10sec ; 135 °C/W when mounted on Min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode










Fig 6. Gate Threshold Voltage v.s. Junction Temperature





MARKING INFORMATION

