

Standard Power MOSFETs

2N6788

File Number 1593

Power MOS Field-Effect Transistors**N-Channel Enhancement-Mode Power Field-Effect Transistors**



6.0A, 100V

 $r_{DS(on)} = 0.30 \Omega$ **Features:**

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The 2N6788 is an n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The 2N6788 is supplied in the JEDEC TO-205AF (LOW PROFILE TO-39) metal package.

N-CHANNEL ENHANCEMENT MODE**TERMINAL DIAGRAM**

JEDEC TO-205AF

Absolute Maximum Ratings

Parameter	2N6788	Units
V_{DS}	Drain - Source Voltage (①)	V
V_{DGR}	Drain - Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$) (①)	V
$I_D @ T_C = 25^\circ\text{C}$	Continuous Drain Current	A
$I_D @ T_C = 100^\circ\text{C}$	Continuous Drain Current	A
I_{DM}	Pulsed Drain Current (③)	A
V_{GS}	Gate - Source Voltage	V
I_S	Continuous Source Current (Body Diode)	A
I_{SM}	Pulse Source Current (Body Diode) (③)	A
$P_D @ T_C = 25^\circ\text{C}$	Max. Power Dissipation	W
	20° (See Fig. 14)	
	Linear Derating Factor	W/ $^\circ\text{C}$
I_{LM}	Inductive Current, Clamped	A
	$L = 100\mu\text{H}$	
T_J	Operating Junction and Storage Temperature Range	$^\circ\text{C}$
T_{SG}		
	-55° to 150°	
	Lead Temperature	
	300° (0.063 in. (1.6mm) from case for 10s)	$^\circ\text{C}$

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	100*	—	—	V	$V_{GS} = 0\text{V}$, $I_D = 25\text{ mA}$
V_{GSEN} Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}$, $I_D = 1.0\text{ mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20\text{V}$, $V_{DS} = 0\text{V}$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20\text{V}$, $V_{DS} = 0\text{V}$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{GS} = 100\text{V}$, $V_{DS} = 0\text{V}$
—	—	—	1000*	μA	$V_{GS} = 80\text{V}$, $V_{DS} = 0\text{V}$, $T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage (2)	—	—	2.10*	V	$V_{GS} = 10\text{V}$, $I_D = 6.0\text{ A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance (2)	—	0.25	0.30*	Ω	$V_{GS} = 10\text{V}$, $I_D = 3.5\text{ A}$, $T_C = 25^\circ\text{C}$
—	—	—	0.54*	Ω	$V_{GS} = 10\text{V}$, $I_D = 3.5\text{ A}$, $T_C = 125^\circ\text{C}$
V_{SD} Diode Forward Voltage (2)	0.8*	—	1.8*	V	$T_C = 25^\circ\text{C}$, $I_S = 6.0\text{ A}$, $V_{GS} = 0\text{V}$
θ_{fS} Forward Transconductance (2)	1.5*	2.9	4.5*	Siemens	$V_{GS} = 6\text{V}$, $I_D = 3.5\text{ A}$
C_{iss} Input Capacitance	200*	450	600*	pF	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	100*	200	400*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	20*	60	100*	pF	
$t_{f(on)}$ Turn-On Delay Time	—	—	40*	ns	$V_{GD} = 36\text{V}$, $I_D = 3.5\text{A}$, $Z_0 = 500\text{Ω}$
t_f Rise Time	—	—	70*	ns	See Fig. 15
$t_{f(off)}$ Turn-Off Delay Time	—	—	40*	ns	IMOSFET switching times are essentially independent of operating temperature.
t_f Fall Time	—	—	70*	ns	
SOA Safe Operating Area	20	—	—	W	$V_{GS} = 80\text{V}$, $I_D = 250\text{ mA}$, See Fig. 16.
	20	—	—	W	$V_{GS} = 33\text{V}$, $I_D = 60\text{ A}$, See Fig. 16.

Thermal Resistance

R_{hJC} Junction-to-Case	—	—	6.26*	°C/W
R_{hJA} Junction-to-Ambient	—	—	176	°C/W

Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	230	ns	$T_J = 150^\circ\text{C}$, $I_F = 6.0\text{ A}$, $dI/dt = 100\text{A/μs}$
Q_{RR} Reverse Recovered Charge	1.2	μC	$T_J = 150^\circ\text{C}$, $I_F = 6.0\text{ A}$, $dI/dt = 100\text{A/μs}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

(1) $T_J = 25^\circ\text{C}$ to 150°C . (2) Pulse Test. Pulse width $\leq 300\text{μs}$, Duty Cycle $\leq 2\%$.(3) Repetitive Rating: Pulse width limited by junction temperature.
See Transient Thermal Impedance Curve (Fig. 5).

*JEDEC registered value




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area

2N6788




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature

2N6788




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 – Typical On-Resistance Vs. Drain Current




Fig. 13 – Maximum Drain Current Vs. Case Temperature




Fig. 14 – Power Vs. Temperature Derating Curve

2N6788




Fig. 15 – Switching Time Test Circuit




Fig. 16 – Safe Operating Area Test Circuit