8-bit parallel-in/serial out shift register

Rev. 1 — 17 July 2012

Product data sheet

1. General description

The 74HC165-Q100; 74HCT165-Q100 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL (LSTTL).

The 74HC165-Q100; 74HCT165-Q100 are 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q7 and $\overline{Q7}$) available from the last stage. When the parallel load (\overline{PL}) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously.

When $\overline{\text{PL}}$ is HIGH, data enters the register serially at the DS input and shifts one place to the right (Q0 \rightarrow Q1 \rightarrow Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q7 output to the DS input of the succeeding stage.

The clock input is a gated-OR structure which allows one input to be used as an active LOW clock enable (\overline{CE}) input. The pin assignment for the CP and \overline{CE} inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of input \overline{CE} should only take place while CP HIGH for predictable operation. Either the CP or the \overline{CE} should be HIGH before the LOW-to-HIGH transition of PL to prevent shifting the data when PL is activated.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Asynchronous 8-bit parallel load
- Synchronous serial input
- Complies with JEDEC standard no. 7A
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options

3. Applications

Parallel-to-serial data conversion




8-bit parallel-in/serial out shift register

4. Ordering information

Table 1. Ordering information										
Type number	Package									
	Temperature range	Name	Description	Version						
74HC165D-Q100	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width	SOT109-1						
74HCT165D-Q100			3.9 mm							
74HC165PW-Q100	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1						
74HCT165PW-Q100			body width 4.4 mm							
74HC165BQ-Q100	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced	SOT763-1						
74HCT165BQ-Q100			very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm							


5. Functional diagram




NXP Semiconductors

74HC165-Q100; 74HCT165-Q100

8-bit parallel-in/serial out shift register



6. Pinning information



6.1 Pinning

8-bit parallel-in/serial out shift register

6.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
PL	1	asynchronous parallel load input (active LOW)
СР	2	clock input (LOW-to-HIGH edge-triggered)
Q 7	7	complementary output from the last stage
GND	8	ground (0 V)
Q7	9	serial output from the last stage
DS	10	serial data input
D0 to D7	11, 12, 13, 14, 3, 4, 5, 6	parallel data inputs (also referred to as Dn)
CE	15	clock enable input (active LOW)
V _{CC}	16	positive supply voltage

Functional description 7.

Operating modes	Inputs					Qn reg	isters	Output	S
	PL	CE	СР	DS	D0 to D7	Q0	Q1 to Q6	Q7	Q 7
parallel load	L	Х	Х	Х	L	L	L to L	L	Н
	L	Х	Х	Х	Н	Н	H to H	Н	L
serial shift	Н	L	↑	I	Х	L	q0 to q5	q6	q6
	Н	L	↑	h	Х	Н	q0 to q5	q6	q6
	Н	\uparrow	L	I	Х	L	q0 to q5	q6	q6
	Н	\uparrow	L	h	Х	Н	q0 to q5	q6	q6
hold "do nothing"	Н	Н	Х	Х	Х	q0	q1 to q6	q7	q7
	Н	Х	Н	Х	Х	q0	q1 to q6	q7	q7

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

q = state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition;


X = don't care;

 \uparrow = LOW-to-HIGH clock transition.

NXP Semiconductors

74HC165-Q100; 74HCT165-Q100

8-bit parallel-in/serial out shift register



8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

		5, ()		10	,
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{\rm I}$ < –0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
Ι _{ΟΚ}	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
lo	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C$ to +125 $^{\circ}C$	[2] _	500	mW
-					

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 $^\circ C.$

For TSSOP16 package: P_{tot} derates linearly with 5.5 mW/K above 60 °C. For DHVQFN16 package: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

8-bit parallel-in/serial out shift register

9. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC1	65-Q100	1	74HCT	0	Unit	
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V_{CC}	0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	-	+125	-40	-	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C 1	to +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC16	5-Q100									
V _{IH}	HIGH-level	$V_{CC} = 2.0 V$	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	$V_{CC} = 4.5 V$	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0 V$	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 V$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 V$	-	2.8	1.8	-	1.8	-	1.8	V
V _{ОН}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	I_{O} = –20 $\mu A;~V_{CC}$ = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I_O = –20 $\mu A;~V_{CC}$ = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I_{O} = –20 $\mu A;~V_{CC}$ = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{\rm O}$ = –4.0 mA; $V_{\rm CC}$ = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I_{O} = -5.2 mA; V_{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	I_{O} = 20 $\mu A; V_{CC}$ = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I_O = 20 $\mu A; V_{CC}$ = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \ \mu\text{A}; \ V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_I = V_{CC} \text{ or GND};$ $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1	-	±1	μA
lcc	supply current		-	-	8.0	-	80	-	160	μA

8-bit parallel-in/serial out shift register

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C 1	to +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT1	65-Q100									
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	V_{I} = V_{IH} or $V_{\text{IL}};$ V_{CC} = 4.5 V								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_O = 20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current		-	-	8.0	-	80	-	160	μA
ΔI _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 V$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 V$ to 5.5 V								
		Dn and DS inputs	-	35	126	-	157.5	-	171.5	μΑ
		$CP \overline{CE}$, and \overline{PL} inputs	-	65	234	-	292.5	-	318.5	μΑ
Cı	input capacitance		-	3.5	-	-	-	-	-	pF

8-bit parallel-in/serial out shift register

11. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 12

Symbol	Parameter	Conditions			25 °C		−40 °C 1	to +85 °C	-40 °C t	o +125 °C	Unit
			N	lin	Тур	Max	Min	Max	Min	Мах	
74HC165	5-Q100										
t _{pd}	propagation delay	CP or \overline{CE} to Q7, \overline{Q} 7; see <u>Figure 7</u>	<u>[1]</u>								
		$V_{CC} = 2.0 V$	-		52	165	-	205	-	250	ns
		$V_{CC} = 4.5 V$	-		19	33	-	41	-	50	ns
		$V_{CC} = 6.0 V$	-		15	28	-	35	-	43	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-		16	-	-	-	-	-	ns
		\overline{PL} to Q7, \overline{Q} 7; see Figure 8									
		$V_{CC} = 2.0 V$	-		50	165	-	205	-	250	ns
		$V_{CC} = 4.5 V$	-		18	33	-	41	-	50	ns
		$V_{CC} = 6.0 V$	-		14	28	-	35	-	43	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-		15	-	-	-	-	-	ns
		D7 to Q7, \overline{Q} 7; see Figure 9									
		$V_{CC} = 2.0 V$	-		36	120	-	150	-	180	ns
		$V_{CC} = 4.5 V$	-		13	24	-	30	-	36	ns
		$V_{CC} = 6.0 V$	-		10	20	-	26	-	31	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-		11	-	-	-	-	-	ns
t _t	transition	Q7, \overline{Q} 7 output; see Figure 7	[2]								
	time	$V_{CC} = 2.0 V$	-		19	75	-	95	-	110	ns
		$V_{CC} = 4.5 V$	-		7	15	-	19	-	22	ns
		$V_{CC} = 6.0 V$	-		6	13	-	16	-	19	ns
t _W	pulse width	CP input HIGH or LOW; see <u>Figure 7</u>									
		$V_{CC} = 2.0 V$	80)	17	-	100	-	120	-	ns
		$V_{CC} = 4.5 V$	16	6	6	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	4	5	-	17	-	20	-	ns
		PL input LOW; see Figure 8									
		$V_{CC} = 2.0 V$	80)	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 V$	16	6	5	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	4	4	-	17	-	20	-	ns
t _{rec}	recovery time	PL to CP, CE; see Figure 8									
		$V_{CC} = 2.0 V$	10	00	22	-	125	-	150	-	ns
		$V_{CC} = 4.5 V$	20	C	8	-	25	-	30	-	ns
		$V_{CC} = 6.0 V$	17	7	6	-	21	-	26	-	ns

8-bit parallel-in/serial out shift register

Symbol	Parameter	Conditions		25 °C	;	–40 °C	to +85 °C	–40 °C t	o +125 °C	Uni
			Min	Тур	Max	Min	Max	Min	Max	1
su	set-up time	DS to CP, CE; see Figure 10								
		$V_{CC} = 2.0 V$	80	11	-	100	-	120	-	ns
		$V_{CC} = 4.5 V$	16	4	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	3	-	17	-	20	-	ns
		CE to CP and CP to CE; see <u>Figure 10</u>								
		$V_{CC} = 2.0 V$	80	17	-	100	-	120	-	ns
		$V_{CC} = 4.5 V$	16	6	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	5	-	17	-	20	-	ns
		Dn to PL; see Figure 11								
		$V_{CC} = 2.0 V$	80	22	-	100	-	120	-	ns
		$V_{CC} = 4.5 V$	16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	6	-	17	-	20	-	ns
h	hold time	DS to CP, CE and Dn to PL; see <u>Figure 10</u>								
		$V_{CC} = 2.0 V$	5	6	-	5	-	5	-	ns
		$V_{CC} = 4.5 V$	5	2	-	5	-	5	-	ns
		$V_{CC} = 6.0 V$	5	2	-	5	-	5	-	ns
		CE to CP and CP to CE; see Figure 10								
		$V_{CC} = 2.0 V$	5	-17	-	5	-	5	-	ns
		$V_{CC} = 4.5 V$	5	-6	-	5	-	5	-	ns
		$V_{CC} = 6.0 V$	5	-5	-	5	-	5	-	ns
max	maximum	CP input; see Figure 7								
	frequency	$V_{CC} = 2.0 V$	6	17	-	5	-	4	-	Мŀ
		$V_{CC} = 4.5 V$	30	51	-	24	-	20	-	MH
		$V_{CC} = 6.0 V$	35	61	-	28	-	24	-	MH
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	56	-	-	-	-	-	MH
C _{PD}	power dissipation capacitance	per package; V _I = GND to V _{CC}	<u>[3]</u> _	35	-	-	-	-	-	pF

Table 7. Dynamic characteristics ...continued

GND (ground = 0 V); $C_1 = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 12

74HC_HCT165_Q100
Product data sheet

8-bit parallel-in/serial out shift register

Symbol	Parameter	Conditions		25 °C	;	–40 °C	to +85 °C	-40 °C to	o +125 ℃	Unit
			Min	Тур	Max		Max	Min	Max	-
74HCT16	65-Q100									
t _{pd}	propagation delay	$\overline{CE}, CP \text{ to } Q7, \overline{Q}7; \qquad I$ see Figure 7	1]							
		$V_{CC} = 4.5 V$	-	17	34	-	43	-	51	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	14	-	-	-	-	-	ns
		\overline{PL} to Q7, \overline{Q} 7; see Figure 8								
		$V_{CC} = 4.5 V$	-	20	40	-	50	-	60	ns
		V_{CC} = 5.0 V; C_{L} = 15 pF	-	17	-	-	-	-	-	ns
		D7 to Q7, Q7; see Figure 9								
		$V_{CC} = 4.5 V$	-	14	28	-	35	-	42	ns
		V_{CC} = 5.0 V; C_{L} = 15 pF	-	11	-	-	-	-	-	ns
t _t	transition	Q7, Q7 output; see Figure 7	2]							
	time	$V_{CC} = 4.5 V$	-	7	15	-	19	-	22	ns
tw	pulse width	CP input; see Figure 7								
		$V_{CC} = 4.5 V$	16	6	-	20	-	24	-	ns
		PL input; see Figure 8								
		$V_{CC} = 4.5 V$	20	9	-	25	-	30	-	ns
t _{rec}	recovery time	PL to CP, CE; see Figure 8								
		$V_{CC} = 4.5 V$	20	8	-	25	-	30	-	ns
su	set-up time	DS to CP, CE; see Figure 10								
		$V_{CC} = 4.5 V$	20	2	-	25	-	30	-	ns
		CE to CP and CP to CE; see Figure 10								
		$V_{CC} = 4.5 V$	20	7	-	25	-	30	-	ns
		Dn to PL; see Figure 11								
		$V_{CC} = 4.5 V$	20	10	-	25	-	30	-	ns
t _h	hold time	DS to CP, \overline{CE} and Dn to \overline{PL} ; see Figure 10								
		$V_{CC} = 4.5 V$	7	-1	-	9	-	11	-	ns
		CE to CP and CP to CE; see Figure 10								
		V_{CC} = 4.5 V	0	-7	-	0	-	0	-	ns
max	maximum	CP input; see Figure 7								
	frequency	$V_{CC} = 4.5 V$	26	44	-	21	-	17	-	Мŀ
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	48	-	-	-	-	-	Мŀ

Table 7. Dynamic characteristics ...continued

GND (around = 0 V): $C_1 = 50 \text{ pF}$ unless otherwise specified: for test circuit, see Figure 12

8-bit parallel-in/serial out shift register

Symbol	Parameter	Conditions			25 °C		–40 °C t	o +85 °C	–40 °C te	o +125 °C	Un
				Min	Тур	Max	Min	Max	Min	Max	
C _{PD}	power dissipation capacitance	per package; V _I = GND to V_{CC} – 1.5 V	<u>[3]</u>	-	35	-	-	-	-	-	pF

Dynamic characteristics ... continued Table 7.

[1] t_{pd} is the same as t_{PHL} and t_{PLH} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;


 $f_o =$ output frequency in MHz;

 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs;


C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V.


12. Waveforms




8-bit parallel-in/serial out shift register







8-bit parallel-in/serial out shift register






Table 8. Measurement points								
Туре	Type Input							
	VI	V _M	V _M					
74HC165-Q100	V _{CC}	0.5V _{CC}	0.5V _{CC}					
74HCT165-Q100	3 V	1.3 V	1.3 V					

NXP Semiconductors

74HC165-Q100; 74HCT165-Q100

8-bit parallel-in/serial out shift register




Table 9.Test data

Туре	Input		Load		S1 position
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}
74HC165-Q100	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT165-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

8-bit parallel-in/serial out shift register

13. Package outline




Fig 13. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

8-bit parallel-in/serial out shift register





Fig 14. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

8-bit parallel-in/serial out shift register



DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1

Fig 15. Package outline SOT763-1 (DHVQFN16)

All information provided in this document is subject to legal disclaimers.

8-bit parallel-in/serial out shift register

14. Abbreviations

Table 10. Abbreviations		
Acronym	Description	
CMOS	Complementary Metal-Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
MM	Machine Model	
TTL	Transistor-Transistor Logic	
MIL	Military	

15. Revision history

Table 11. Revision histo	Revision history					
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74HC_HCT165_Q100 v.1	20120717	Product data sheet	-	-		

8-bit parallel-in/serial out shift register

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

8-bit parallel-in/serial out shift register

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

8-bit parallel-in/serial out shift register

18. Contents

1	General description 1
2	Features and benefits 1
3	Applications 1
4	Ordering information 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description 4
7	Functional description 4
8	Limiting values 5
9	Recommended operating conditions 6
10	Static characteristics 6
11	Dynamic characteristics 8
12	Waveforms 11
13	Package outline 15
14	Abbreviations
15	Revision history 18
16	Legal information 19
16.1	Data sheet status 19
16.2	Definitions 19
16.3	Disclaimers
16.4	Trademarks 20
17	Contact information 20
18	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 17 July 2012 Document identifier: 74HC_HCT165_Q100