



7-CHANNEL INTEGRATED ESD SOLUTION FOR VGA PORT WITH INTEGRATED LEVEL SHIFTER AND MATCHING IMPEDANCE

■ DESCRIPTION

The UTC **VGA7S019** is an ESD solution for the VGA or DVI-I port connector. This device integrates ESD protection for all signals, level shifting for the DDC signals and buffering for the SYNC signals. ESD protection for the VIDEO, DDC and SYNC lines is implemented with low-capacitance current steering diodes.

Separate positive supply rails are provided for the VIDEO, DDC and SYNC channels to facilitate interfacing with low voltage video controller ICs to provide design flexibility in multi-supply-voltage environments.


Two non-inverting drivers provide buffering for the HSYNC and VSYNC signals from the video controller IC (SYNC1, SYNC2). These buffers accept TTL input levels and convert them to CMOS output levels that swing between Ground and VCC_SYNC, which is typically 5V. Additionally, each driver has a series termination resistor (RT) connected to the SYNC_OUT pin, eliminating the external termination resistors typically required for the HSYNC and VSYNC lines of the video cable. At the SYNC output the UTC **VGA7S019** offers 65-Ω, 55-Ω, or 15-Ω series termination resistor option to match different transmission line impedances.

Two N-channel MOSFETs provide the level shifting function required when the DDC controller is operated at a lower supply voltage than the monitor. The gate terminals for the MOSFETs (VCC_DDC) should be connected to the supply rail (typically 3.3V) that supplies power to the transceivers of the DDC controller.

The UTC **VGA7S019** confirms the IEC61000-4-2 (Level 4) system level ESD protection and ±15KV HBM ESD protection. This device is offered in space-saving SSOP-16 packages.

■ FEATURES

- * 7 Channels of ESD protection for all VGA port connector pins meeting IEC-61000-4-2 Level 4 ESD requirements (±8kV contact discharge)
- * Integrated impedance matching resistors on sync lines:
 - VGA7S019-15: 15Ω Termination
 - VGA7S019-55: 55Ω Termination
 - VGA7S019-65: 65Ω Termination
- * Includes ESD protection, level-shifting, buffering and sync impedance matching
- * 5V drivers for HSYNC and VSYNC lines
- * Very low loading capacitance from ESD protection diodes on VIDEO lines (2.5pF)
- * Bi-Directional level shifting N-Channel FETs provided for DDC_CLK and DDC_DATA channels
- * Flow-Through single-in-line pin mapping ensures no additional board layout burden while placing the ESD protection chip near the connector




■ ORDERING INFORMATION

| Ordering Number | Package | Packing |
|--------------------|---------|-----------|
| VGA7S019G-xx-R16-T | SSOP-16 | Tube |
| VGA7S019G-xx-R16-R | SSOP-16 | Tape Reel |


Note: xx: Output Voltage, refer to Marking Information.

| | |
|---------------------------|---|
| <p>VGA7S019G-xx-R16-T</p> | <p>(1) T: Tube, R: Tape Reel (2) R16: SSOP-16 (3) xx: 15, 55, 65 (4) G: Halogen Free and Lead Free</p> |
|---------------------------|---|

■ MARKING




■ PIN CONFIGURATION



■ PIN DESCRIPTION

| PIN NO. | PIN NAME | DESCRIPTION |
|---------|-----------|---|
| 1 | VCC_SYNC | Isolated supply input for the SYNC_1 and SYNC_2 level shifters and their associated ESD protection circuits |
| 2 | VCC_VIDEO | Supply pin specifically for the VIDEO_1, VIDEO_2 and VIDEO_3 ESD protection circuits |
| 3 | VIDEO1 | High-speed ESD clamp input |
| 4 | VIDEO2 | |
| 5 | VIDEO3 | |
| 6 | GND | Ground |
| 7 | VCC_DDC | Isolated supply input for the DDC_1 and DDC_2 level-shifting N-FET gates |
| 8 | BYP | Bypass pin. Using a 0.2μF bypass capacitor will increase the ESD robustness of the system. |
| 9 | DDC_OUT1 | DDC signal output. Connects to the video connector side of one of the sync lines. |
| 10 | DDC_IN1 | DDC signal input. Connects to the VGA controller side of one of the sync lines. |
| 11 | DDC_IN2 | |
| 12 | DDC_OUT2 | DDC signal output. Connects to the video connector side of one of the sync lines. |
| 13 | SYNC_IN1 | Sync signal buffer input. Connects to the VGA controller side of one of the sync lines. |
| 14 | SYNC_OUT1 | Sync signal buffer output. Connects to the video connector side of one of the sync lines |
| 15 | SYNC_IN2 | Sync signal buffer input. Connects to the VGA controller side of one of the sync lines. |
| 16 | SYNC_OUT2 | Sync signal buffer output. Connects to the video connector side of one of the sync lines |

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATING over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | SYMBOL | RATINGS | UNIT |
|---------------------------------|--------------------------------|---|-----------------------|------|
| Supply Voltage | | $V_{CC_VIDEO},$ V_{CC_DDC}, V_{CC_SYNC} | -0.5~6.0 | V |
| IO Voltage | VIDEOx Pins | $V_{IO(VIDEO)}$ | -0.5~ V_{CC_VIDEO} | V |
| Input Voltage | SYNC Pins | $V_{I(SYNC)}$ | -0.5~ V_{CC_SYNC} | V |
| Input Voltage | DDC_INx Pins | $V_{I(DDC)}$ | -0.5~6.0 | V |
| Output Voltage | DDC_INx Pins | $V_{O(DDC)}$ | -0.5~6.0 | V |
| IEC 61000-4-2 Contact Discharge | VIDEO, DDC_OUT, SYNC_OUT Pins | | ±8 | kV |
| HBM ESD | VIDEO, DDC_OUT, SYNC_OUT Pins | | ±15 | kV |
| | VCC, DDC_IN, SYNC_IN, BYP Pins | | ±2 | kV |
| Storage Temperature | | T_{STG} | -55~125 | °C |

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)


| PARAMETER | | SYMBOL | MIN | TYP | MAX | UNIT |
|-----------------------|--------------|---|-----|-----|-----------------|------|
| Supply Voltage | | $V_{CC_VIDEO}, V_{CC_DDC},$ V_{CC_SYNC} | 0 | | 5.5 | V |
| IO Voltage | VIDEOx Pins | $V_{IO(VIDEO)}$ | 0 | | V_{CC_VIDEO} | V |
| Input Voltage | SYNC Pins | $V_{I(SYNC)}$ | 0 | | V_{CC_SYNC} | V |
| Input Voltage | DDC_INx Pins | $V_{I(DDC)}$ | 0 | | 5.5 | V |
| Output Voltage | DDC_INx Pins | $V_{O(DDC)}$ | 0 | | 5.5 | V |
| Operating temperature | | T_A | -40 | | 85 | °C |

■ ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|-------------|---------------------------------|--|------|------|-------|------|
| V _{CC_VIDEO} Supply Current | | I _{CC_VIDEO} | V _{CC_VIDEO} =5V, VIDEO Inputs at V _{CC_VIDEO} or GND | | 1 | 10 | μA |
| V _{CC_DDC} Supply Current | | I _{CC_DDC} | V _{CC_DDC} =5V | | 1 | 10 | μA |
| V _{CC_SYNC} Supply Current | | I _{CC_SYNC} | V _{CC_SYNC} =5V, SYNC Inputs at GND or V _{CC_SYNC} , SYNC Outputs Unloaded | | 1 | 50 | μA |
| | | | | | | 2.0 | mA |
| VIDEO Input/Output Pins | | I _{IO_VIDEO} | V _{IO_VIDEO} =3V | | 0.01 | 1.0 | μA |
| DDC Pin Power Down Leakage Current | | I _{OFF} | V _{CC_DDC} ≤0.4V, V _{DDC_OUT} =5V | | 0.01 | 1.0 | μA |
| Diode Forward Voltage for Lower Clamp of VIDEO, DDC, SYNC Output Pins | | V _D | I _D =8mA, Lower Clamp Diode | -0.6 | -0.8 | -0.95 | V |
| Dynamic Resistance (VIDEO Pins) | | R _{DYN_VIDEO} | I=1A | | 1.0 | | Ω |
| High-Level SYNC Logic Input Voltage | | V _{IH} | V _{CC_SYNC} =5V | 2.0 | | | V |
| Low-Level SYNC Logic Input Voltage | | V _{IL} | V _{CC_SYNC} =5V | | | 0.6 | V |
| High-Level SYNC Logic Output Voltage | | V _{OH} | I _{OH} =0mA, V _{CC_SYNC} =5V | 4.85 | | | V |
| High-Level SYNC Logic Output Voltage | VGA7S019-15 | V _{OH-15} | I _{OH} =24mA, V _{CC_SYNC} =5V | 2 | | | V |
| Low-Level SYNC Logic Output Voltage | | V _{OL} | I _{OH} =0mA, V _{CC_SYNC} =5V | | | 0.15 | V |
| Low-Level SYNC Logic Output Voltage | VGA7S019-15 | V _{OL-15} | I _{OH} =24mA, V _{CC_SYNC} =5V | | | 0.8 | V |
| SYNC Driver Output Resistance | VGA7S019-15 | R _T | V _{CC_SYNC} =5V, SYNC Inputs at GND or 3V | | 15 | | Ω |
| | VGA7S019-55 | | | | 55 | | Ω |
| | VGA7S019-65 | | | | 65 | | Ω |
| IO Capacitance of VIDEO Pins | | C _{IO_VIDEO} | V _{IO} =2.5V | | 2.5 | 4 | pF |
| SYNC Driver L =>H Propagation Delay | | t _{PLH} | C _L =50pF; V _{CC} =5V, input t _R and t _F ≤5ns | | | 12 | ns |
| SYNC Driver H =>L Propagation Delay | | t _{PHL} | C _L =50pF; V _{CC} =5V, input t _R and t _F ≤5ns | | | 12 | ns |
| SYNC Driver Output Rise & Fall Times | | t _R , t _F | C _L =50pF; V _{CC} =5V, input t _R and t _F ≤5ns | | 4 | | ns |
| VIDEO ESD Diode Break-Down Voltage | | V _{BR} | I _{IO} =1mA | 9 | | | V |

■ TYPICAL APPLICATION CIRCUIT



R_p : Pullup resistor for the DDC data and clock lines. Typically system designer selects 47k Ω pullup values
 R_T : Line termination resistor for the RGB lines. R_T is selected to match the transmission line. For a single-ended transmission line, R_T can be anywhere from 50 Ω to 75 Ω depending on board trace impedance.
 Some systems may require additional filters at the SYNC and RGB lines.
 The UTC **VGA7S019** should be placed as close to the VGA port as possible.
 The ESD protection channels VIDEO1, VIDEO2, VIDEO3 are identical circuits, they can be used interchangeably between the R, G, B signals.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.