P-Channel Enhancement Mode Power MOSFET

MTB30P06KFP

BV_{DSS}	-60V
I_D@V_{GS}=10V, T_C=25°C	-24A
I_D@V_{GS}=10V, T_A=25°C	-5.8A
$R_{DS(ON)}$@V_{GS}=-10V, I_D=-6A	26.1 mΩ(typ)
$R_{DS(ON)}$@V_{GS}=-4.5V, I_D=-4A	38.1 mΩ(typ)
$R_{DS(ON)}$@V_{GS}=-4V, I_D=-3A	43.3 mΩ(typ)

Features

- Low On Resistance
- Simple Drive Requirement
- Low Gate Charge
- Fast Switching Characteristic
- Insulating package, front/back side insulating voltage=2500V(AC)
- ESD protected gate
- RoHS compliant package

Symbol



Outline



Ordering Information

Device	Package	Shipping
MTB30P06KFP-0-UB-S	TO-220FP (RoHS compliant)	50 pcs/tube, 20 tubes/box, 4 boxes / carton



Absolute Maximum Ratings (T_C=25°C)

Parameter		Symbol	Limits	Unit
Drain-Source Voltage (Note 1)		V_{DS}	-60	V
Gate-Source Voltage		V_{GS}	±20	
Continuous Drain Current @T_C=25°C, V_{GS}=-10V (Note 1)		I_D	-24*	A
Continuous Drain Current @T_C=100°C, V_{GS}=-10V (Note 1)			-15.2*	
Continuous Drain Current @T_A=25°C, V_{GS}=-10V (Note 2)		I_{DSM}	-5.8	
Continuous Drain Current @T_A=70°C, V_{GS}=-10V (Note 2)			-4.6	
Pulsed Drain Current		I_{DM}	-96*	
Avalanche Current		I_{AS}	-24	
Single Pulse Avalanche Energy @ L=0.5mH, I_D=-24 Amps, V_{DD}=-15V (Note 4)		E_{AS}	144	mJ
Repetitive Avalanche Energy (Note 3)		E_{AR}	2.8	
Power Dissipation	T_C=25°C (Note 1)	P_D	36	W
	T_C=100°C (Note 1)		14.4	
	T_A=25°C (Note 2)	P_{DSM}	2	
	T_A=70°C (Note 2)		1.3	
Maximum Temperature for Soldering @ Lead at 0.063 in(1.6mm) from case for 10 seconds		T_L	300	°C
Maximum Temperature for Soldering @ Package Body for 10 seconds		T_{PKG}	260	
Operating Junction and Storage Temperature		Tj, Tstg	-55~+150	

*Drain current limited by maximum junction temperature

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	$R_{\theta JC}$	3.5	°C/W
Thermal Resistance, Junction-to-ambient, max (Note 2)	$R_{\theta JA}$	62.5	

Note : 1. The power dissipation P_D is based on $T_{J(MAX)}$=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

2. The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2 oz. copper, in a still air environment with T_A=25°C. The power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

3. Pulse width limited by junction temperature $T_{J(MAX)}$=150°C. Ratings are based on low frequency and low duty cycles to keep initial T_J=25°C.

4. 100% tested by condition of V_{DD}=-15V, I_D=-15A, L=0.5mH, V_{GS}=-10V.

Characteristics (Tj=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV_{DSS}	-60	-	-	V	V_{GS}=0V, I_D=-250μA
$\Delta BV_{DSS}/\Delta Tj$	-	-36	-	mV/°C	Reference to 25°C, I_D=-250μA
$V_{GS(th)}$	-1	-	-2.5	V	V_{DS} =-10V, I_D=-1mA
*G_{FS}	-	17.3	-	S	V_{DS} =-5V, I_D=-10A
I_{GSS}	-	-	±10	μA	V_{GS}=±16V
I_{DSS}	-	-	1		V_{DS} =-60V, V_{GS} =0V
	-	-	5		V_{DS} =-48V, V_{GS} =0V, Tj=55°C
*$R_{DS(ON)}$	-	26.1	31.5	mΩ	V_{GS} =-10V, I_D=-6A
	-	38.1	49.5		V_{GS} =-4.5V, I_D=-4A
	-	43.3	56.5		V_{GS} =-4V, I_D=-3A
Dynamic					
*Qg	-	28.5	-	nC	V_{DD}=-48V, I_D=-6A, V_{GS}=-10V
*Qgs	-	4.9	-		
*Qgd	-	8.4	-		
*$t_{d(ON)}$	-	14	-	ns	V_{DD}=-30V, I_D=-1A, V_{GS}=-10V, R_G=6Ω
*tr	-	18.8	-		
*$t_{d(OFF)}$	-	68.2	-		
*t_f	-	66.2	-		
Ciss	-	1453	-	pF	V_{GS}=0V, V_{DS}=-20V, f=1MHz
Coss	-	218	-		
Crss	-	120	-		
Source-Drain Diode					
*I_S	-	-	-24	A	
*I_{SM}	-	-	-96		
*V_{SD}	-	-0.78	-1.2	V	I_S=-6A, V_{GS}=0V
*trr	-	11	-	ns	V_{GS}=0V, I_F=-24A, dI_F/dt=100A/μs
*Qrr	-	5	-	nC	

*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

Typical Characteristics













Typical Characteristics(Cont.)













Typical Characteristics(Cont.)







Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat −Temperature Min(Ts min) −Temperature Max(Ts max) −Time(ts min to ts max)	 100°C 150°C 60-120 seconds	 150°C 200°C 60-180 seconds
Time maintained above: −Temperature (T_L) − Time (t_L)	 183°C 60-150 seconds	 217°C 60-150 seconds
Peak Temperature(T_P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

TO-220FP Dimension



3-Lead TO-220FP Plastic Package
CYStek Package Code: FP

Style: Pin 1.Gate 2.Drain 3.Source

*Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.171	0.183	4.35	4.65	G	0.246	0.258	6.25	6.55
A1	0.051 REF		1.300 REF		H	0.138 REF		3.50 REF	
A2	0.112	0.124	2.85	3.15	H1	0.055 REF		1.40 REF	
A3	0.102	0.110	2.60	2.80	H2	0.256	0.272	6.50	6.90
b	0.020	0.030	0.50	0.75	J	0.031 REF		0.80 REF	
b1	0.031	0.041	0.80	1.05	K	0.020		0.50 REF	
b2	0.047 REF		1.20 REF		L	1.102	1.118	28.00	28.40
c	0.020	0.030	0.500	0.750	L1	0.043	0.051	1.10	1.30
D	0.396	0.404	10.06	10.26	L2	0.036	0.043	0.92	1.08
E	0.583	0.598	14.80	15.20	M	0.067 REF		1.70 REF	
e	0.100 *		2.54*		N	0.012 REF		0.30 REF	
F	0.106 REF		2.70 REF						

Notes: 1.Controlling dimension: millimeters.
2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek ***semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.***
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.