

8 Port 10M/100M Ethernet Switch

FEATURES

- IEEE802.3 and IEEE802.3u compliant.
- Provide 8 RMI (Reduced Media Independent Interface) ports.
- Programmable 1K/8K MAC addresses filtering.
- Store and forward switching function and bad packet filtering function.
- Optional back_pressure/802.3x flow control/flooding control/broadcast control.
- Optional EEPROM Interface for advanced switch configurations.
- 1MB/2MB SGRAM/SDRAM flexible memory interface.
- Port VLAN/trunking.
- Link/Rx activity, packet buffer utilization LED display.
- 75MHz for non-blocking for 8 ports switch operation
- Build in internal/external memory test function.
- 160 pin PQFP package, 3.3V operation voltage.

GENERAL DESCRIPTION


The MTD508 complies fully with the IEEE802.3, 802.3u and 802.3x specifications and is a non-blocking 8 port 10M/100M Ethernet switch device.

Support 8 RMI ports for 10M/100M operation. 1MByte/2MBytes memory interface provides maximum 1365 packet buffers for Ethernet packet buffering. Up to 8192 address entries are provided by the MTD508, and the MTD508 use full Ethernet address compare algorithm to minimize hashing collision events.



The MTD508 provides EEPROM interface to config port trunking, port VLAN, static entry, 802.3x flow control threshold, flooding port, broadcast control threshold. Each MTD508 port support 10/100M auto-negotiation by MDC/MDIO interface for connecting external PHY devices.

The MTD508 also provides 10 pins for Link/RX activity, packet buffer utilization LED display function.


BLOCK DIAGRAM




This datasheet contains new product information. Myson Technology reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this products. No rights under any patent accompany the sales of the product.




This datasheet contains new product information. Myson Technology reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this products. No rights under any patent accompany the sales of the product.




1.0 PIN CONNECTION






2.0 PIN DESCRIPTIONS

RMII Port Interface Pins			
Name	Pin Number	I/O	Descriptions
CRSDV0	147	I	Port0 RMII receive interface signal, CRSDV0 is asserted high when port0 media is non_idle.
RXD0_0	153	I	Port0 RMII receive data bit_0.
RXD0_1	154	I	Port0 RMII receive data bit_1.
TXEN0	150	O	Port0 RMII transmit enable signal.
TXD0_0	149	O	Port0 RMII transmit data bit_0.
TXD0_1	148	O	Port0 RMII transmit data bit_1.
CRSDV1	155	I	Port1 RMII receive interface signal, CRSDV1 is asserted high when port1 media is non_idle.
RXD1_0	159	I	Port1 RMII receive data bit_0.
RXD1_1	160	I	Port1 RMII receive data bit_1.
TXEN1	158	O	Port1 RMII transmit enable signal.
TXD1_0	157	O	Port1 RMII transmit data bit_0.
TXD1_1	156	O	Port1 RMII transmit data bit_1.
CRSDV2	01	I	Port2 RMII receive interface signal, CRSDV2 is asserted high when port2 media is non_idle.
RXD2_0	07	I	Port2 RMII receive data bit_0.
RXD2_1	08	I	Port2 RMII receive data bit_1.
TXEN2	04	O	Port2 RMII transmit enable signal.
TXD2_0	03	O	Port2 RMII transmit data bit_0.
TXD2_1	02	O	Port2 RMII transmit data bit_1.
CRSDV3	09	I	Port3 RMII receive interface signal, CRSDV0 is asserted high when port3 media is non_idle.
RXD3_0	13	I	Port3 RMII receive data bit_0.
RXD3_1	14	I	Port3 RMII receive data bit_1.
TXEN3	12	O	Port3 RMII transmit enable signal.
TXD3_0	11	O	Port3 RMII transmit data bit_0.
TXD3_1	10	O	Port3 RMII transmit data bit_1.
CRSDV4	15	I	Port4 RMII/MII receive interface signal, CRSDV4 is asserted high when port4 media is non_idle.
RXDV4	24	I	Port4 MII receive data valid. In RMII mode, this pin don't use.
RXCLK4	23	I	Port4 MII receive clock signal. In RMII mode, this pin is not used.
RXD4_3	30	I	Port4 MII receive data bit_3. In RMII mode, this pin don't use.
RXD4_2	29	I	Port4 MII receive data bit_2. In RMII mode, this pin don't use.
RXD4_0	27	I	Port4 RMII/MII receive data bit_0.
RXD4_1	28	I	Port4 RMII/MII receive data bit_1.
TXEN4	21	O	Port4 RMII transmit enable signal.
TXCLK4	22	I	Port4 RMII transmit clock signal. In RMII mode, this pin is not used.



RMII Port Interface Pins			
Name	Pin Number	I/O	Descriptions
TXD4_3	17	O	Port4 MII transmit data bit_3. In RMII mode, this pin don't use.
TXD4_2	18	O	Port4 MII transmit data bit_2. In RMII mode, this pin don't use.
TXD4_0	20	O	Port4 RMII/MII transmit data bit_0.
TXD4_1	19	O	Port4 RMII/MII transmit data bit_1.
COL4	16	I	Port4 MII collision input. In RMII mode, this pin don't use.
CLK25M	155	O	Port4 MII 25MHz clock output.
CRSDV5	31	I	Port5 RMII receive interface signal, CRSDV5 is asserted high when port5 media is non_idle.
RXD5_0	35	I	Port5 RMII receive data bit_0.
RXD5_1	36	I	Port5 RMII receive data bit_1.
TXEN5	34	O	Port5 RMII transmit enable signal.
TXD5_0	33	O	Port5 RMII transmit data bit_0.
TXD5_1	32	O	Port5 RMII transmit data bit_1.
CRSDV6	37	I	Port6 RMII receive interface signal, CRSDV6 is asserted high when port6 media is non_idle.
RXD6_0	41	I	Port6 RMII receive data bit_0.
RXD6_1	42	I	Port6 RMII receive data bit_1.
TXEN6	40	O	Port6 RMII transmit enable signal.
TXD6_0	39	O	Port6 RMII transmit data bit_0.
TXD6_1	38	O	Port6 RMII transmit data bit_1.
CRSDV7	43	I	Port7 RMII receive interface signal, CRSDV7 is asserted high when port7 media is non_idle.
RXD7_0	49	I	Port7 RMII receive data bit_0.
RXD7_1	50	I	Port7 RMII receive data bit_1.
TXEN7	46	O	Port7 RMII transmit enable signal.
TXD7_0	45	O	Port7 RMII transmit data bit_0.
TXD7_1	44	O	Port7 RMII transmit data bit_1.

SGRAM/SDRAM Interface Pins			
Name	Pin Number	I/O	Descriptions
AD[8:0]	75,76,77,78, 81,82,85,86, 87	O	Memory row/column address bus outputs AD[7:0] are row/column address [7:0]. AD[8] : This pin should connect to SGRAM/SDRAM MSB address bit.
DQ[31:0]	54~58,61~71 ,96~98,101, 104~107,110 ~115,118, 119	I/O	Memory data bus
RASB	93	O	SGRAM/SDRAM row address select
CASB	94	O	SGRAM/SDRAM column address select
WEB	95	O	SGRAM/SDRAM write enable




SGRAM/SDRAM Interface Pins			
Name	Pin Number	I/O	Descriptions
BA	91	O	SGRAM/SDRAM bank select
CS0B	92	O	Memory chip select 0
CS1B	88	O	Memory chip select 1
MEMCLK	73	O	Memory clock output.


Note: SGRAM/SDRAM access time: 10 ns (max)

LED Interface Pins			
Name	Pin Number	I/O	Descriptions
LEDDATA [7:0]	124,125,126, 127,128,129, 130,131	I/O	<p>LED data output.</p> <p>These LED pins report Port0~7 Link/Rx activity status using LEDCLK1 strobe , and report packet buffer utilization status using LEDCLK2 strobe.</p> <p>LEDDATA [0] [1] [2] [3] [4] [5] [6] [7] LEDCLK1 LR0 LR1 LR2 LR3 LR4 --- --- --- LEDCLK2 Uti0 Uti1 Uti2 Uti3 Uti4 --- BFull MFail</p> <p>note: LRn: means per port's Link_RxAct status. Uti0: 5%, Uti1: 10%, Uti2: 20%, Uti3: 35%, Uti4: 50 above . BFull: Buffer almost full alarm signal. Mfail: External memory power on test failure.</p>
LEDCLK1	120	I/O	LED strobe 1
LEDCLK2	121	I/O	LED strobe 2


Miscellaneous Pins			
Name	Pin Number	I/O	Descriptions
RESETB	139	I	System reset input, low active.
SYSCLK	52	I	Switch core system clock input, using 75 Mhz.
REFCLK	141	I	RMII reference clock input, using 50Mhz.
MDC	144	I/O	MII management clock inout
MDIO	143	I/O	MII management data inout
SDC	135	I/O	MII register clock inout
SDIO	136	I/O	MII register data inout
EEDATA	138	I/O	EEPROM data input
EECLK	137	I/O	EEPROM clock output




Miscellaneous Pins			
Name	Pin Number	I/O	Descriptions
VCC	06,26,48,53, 60,74,80,84, 90,100,103, 109,117,123, 134,142,146, 152	PWR	Power pins
GND	05,25,47,51, 59,72,79,83, 89,99,102, 108,116,122, 132,140,145, 151	GND	Ground pins




Jumpper Configuration After Power On Reset			
Name	Pin Number	I/O	Descriptions
LEDDATA[0] LEDDATA[1] LEDDATA[2] LEDDATA[3] LEDDATA[4] LEDDATA[5] LEDDATA[6] LEDDATA[7]		I/O	<p>During power on reset duration, these pins are jumper setting pins (pull_hgih = 1, pull_low = 0).</p> <p>LEDDATA[0] : select SGRAM/SDRAM interface , “1” means 256K32 x 1 or 512K32 x 1 is selected. “0” means 256K32 x 2 is selected, default is “1”.</p> <p>LEDDATA[1] : config packet buffer size, “1” means 2 M bytes buffer size is selected. “0” means 1 M byte buffer size is selected, default is “0”</p> <p>LEDDATA[2] : enable memory test function, “1” means enable. ‘0” means disable, default is “1”.</p> <p>LEDDATA[3] : enable aging function, “1” means enable. “0” means disable, default is “1”.</p> <p>LEDDATA[4] : enable MII polling(MDC/MDIO), “1” means enable. “0” means disable, default is “1”.</p> <p>LEDDATA[5] : enable broadcast storm control, “1” means enable. “0” means disable, default is “1”.</p> <p>LEDDATA[6] : enable backpressure function (in half mode), “1” means enable. “0” means disable, default is “1”.</p> <p>LEDDATA[7] : enable 802.3x flow control function (in full mode) , “1” means enable. “0” means disable, default is ”1”.</p>
LEDCLK1		I/O	<p>During power on reset duration, this pin is a jumper setting pin (pull_hgh=1, pull_low = 0).</p> <p>LEDCLK1 : select 1K or 8K address entry table, “1” means 8K address entry is selected. “0” means 1K address entry is selected, default is “1”.</p>
LEDCLK2		I/O	<p>During power on reset duration, this pin is a jumper setting pin (pull_hgh =1, pull_low = 0).</p> <p>LEDCLK2 : enable EEPROM Interface, “1” means enable. “0” means disable, default is “1”.</p>



Jumpper Configuration After Power On Reset			
Name	Pin Number	I/O	Descriptions
EEDATA		I/O	During power on reset duration, this pin is a jumper setting pin (pull_hgh =1, pull_low = 0). EEDATA : enable EEPROM auto_load configuration function while EEPROM interface is enabled, “1” means enable. “0” means disable, default is “1”.
TXEN[2:0]		I/O	During power on reset duration, this pin is a jumper setting pin (pull_hgh =1, pull_low = 0). TXEN[2:0] : uplink port (flooding port) 0 ~7 selection; default is “000”.
TXEN[3]		I/O	During power on reset duration, this pin is a jumper setting pin (pull_hgh =1, pull_low = 0). TXEN[3] : enable flooding control, “1” means enable. “0” means disable, default is “0”.
TXEN[4]		I/O	During power on reset duration, this pin is a jumper setting pin (pull_hgh =1, pull_low = 0). TXEN[4] : enable VLAN tag 1522 bytes receiving, “1” means enable. “0” means disable, default is “0”.
TXEN[5]		I/O	During power on reset duration, this pin is a jumper setting pin (pull_hgh =1, pull_low = 0). TXEN[5] : select Port7 full/half ability while Port7 in FX mode, “1” means Port7 full duplex is selected. “0” means Port7 half duplex is selected, default is “0”.
TXEN[7]		I/O	During power on reset duration, this pin is a jumper setting pin (pull_hgh =1, pull_low = 0). TXEN[7] : enable Port7 FX mode, “1” means enable. “0” means disable, default is “0”.
SDC		I/O	During power on reset duration, this pin is a jumper setting pin (pull_hgh =1, pull_low = 0). SDC : Port4 MII/RMII interface selection, “1” means Port4 MII interface is selected; in the mean time, Port5,6,7 will automatically be disable. “0” means Port4 RMII interface is selected, default is “0”.



Jumper Configuration After Power On Reset			
Name	Pin Number	I/O	Descriptions
EECLK		I/O	During power on reset duration, this pin is a jumper setting pin (pull_high = 1, pull_low = 0). EECLK : scan mode enable for debugging purpose, “1” means scan mode enable. “0” means scan mode disable, default is “0”.
MDC		I/O	During power on reset duration, this pin is a jumper setting pin (pull_high = 1, pull_low = 0). MDC : fast mode enable for testing purpose, “1” means fast mode enable. “0” means fast mode disable, default is “0”.



3.0 FUNCTIONAL DESCRIPTIONS

The MTD508 is an 8 ports 10/100 Mbps fast Ethernet switch controller. It is a low cost solution for eight ports fast Ethernet SOHO switch design. No CPU interface is required; After power on reset, MTD508 provide an auto load configuration setting function through a 2 wire serial EEPROM interface to access external EEPROM device, and MTD508 can easily be configured to support port_trunking, port_VLAN, static entry, 802.3X flow control threshold setting, flooding port assignment ...etc functions. The following descriptions are MTD508's major functional blocks overview.

3.1 Packet store and forwarding

The MTD508 use simple store and forward algorithm as packet switching method. Input packet from ports will be stored to external memory first, while packet is good for forward (CRC check ok, 64Bytes < length < 1518Bytes, not local packets, in the same VLAN group), if this packet's DA hits, then forward this packet to the destination port, otherwise this packet will be broadcasted.

3.2 Learning and Routing

The MTD508 supports 1K or 8K MAC entries for switching. Dynamic address learning is performed by each good unicast packet is completely received. The static address learning is achieved by EEPROM configuration. On the other hand, the routing process is performed whenever the packet's DA is captured. If the DA can not get a hit result, the packet is going to switch broadcast or forward to the dedicated port according to the flooding control selection.

3.3 Aging


Only the dynamic address entries are scheduled in the aging machine. If one station does not transmit any packet for a period of time, the belonging MAC address will be kicked out from the address table. The aging out time can be program through the EEPROM auto load configuration. (Default value is 300 seconds)

3.4 Buffer Queue Management

The buffer queue manager is implemented to manage the external shared memory (use SDRAM/SGRAM) for packet buffering. The main function of the buffer queue manager is to maintain the linked list consists of buffer IDs, which is used to show the corresponding memory address for each incoming packet. In addition, the buffer queue manager monitors the rested free spaces status of the external memory, If the packet storage achieve the predefined threshold value, the buffer queue manager will raise the alarm signal which is used to enable the flow control mechanism for avoiding transmission ID queue overflow happening. MTD508 provide 802.3x flow control in full duplex mode and back pressure control in half duplex mode.

3.5 Full Duplex 802.3x Flow Control

In full duplex mode, MTD508 supports the standard flow control defined in IEEE802.3x standard. It enables the stopping of remote node transmissions via a PAUSE frame information interaction. When the "802.3x flow control enable" bit is set during power on reset (LEDDATA[7] pin is external pull_high), it enables MTD508 supporting 802.3x flow control function in full_duplex mode; When output port buffer queue's on_using value reach the initialization setting threshold value (recommended Xon_TH = 74'h when using 2Mbytes external memory; Xon_TH = 2e'h when using 1Mbytes external memory), MTD508 will send out a PAUSE packet with pause time equal to FFF to stop the remote node transmission; When the output port buffer queue's on_using value reduce to the initialization threshold value (recommended Xoff_TH = 30'h when using 2Mbytes external memory; Xoff_TH=18'h when using 1Mbytes external memory), MTD508 will also send a PAUSE packet with pause time equal to zero to inform the remote node to retransmit packet.



3.6 Half Duplex Back Pressure Control

In half duplex mode, MTD508 provide a back pressure control mechanism to avoid dropping packets during network conjection situation. When the “back pressure control enable” bit is set during power on reset (LEDDATA[6] pin is external pull_high), it enables MTD508 supporting back pressure function in half_duplex mode; When output port buffer queue’s on_using value reach the initialization setting threshold value (same with the Xon_TH value), MTD508 will send a JAM pattern in the input port when it senses an incoming packet , thus force a collision to inform the remote node transmission back off and will effectively avoid dropping packets. If the “back pressure control enable” bit is not set, and there is no free buffer queue available for the incoming packets, the incoming packets will be dropped.

3.7 MII Polling

The MTD508 supports PHY management through the serial MDIO/MDC interface. After power on reset, the MTD508 write related abilities to the advertisement register 4 of connected PHY devices and restart the auto_negotiation pcedure via MDIO/MDC interface using the predefined PHY addresses increasingly from “01000”b to “01111”b. The MTD508 will periodically and continuously poll and update the link status and link partner’s ability which include speed, duplex mode, and 802.3x flow control capable status of the connected PHY devices through MDIO/MDC serial interface.

3.8 MAC and DMA engine


The MTD508’s MAC performs all the functions in IEEE802.3 protocol, such as frame formatting, frame stripping, CRC checking, bad packet dropping, defering to line traffic, and collision handling. The MAC Rx_engine checks incoming packets and drops the bad packet which include CRC error, alignment error, short packet (less than 64 bytes), and long packet(more than 1518 bytes or 1522 bytes when the “VLAN tag 1522 bytes receive enable” bit is set during power on reset). Before transmission, The MAC Tx_engine will constantly monitor the line traffic using derfering pcedure. Only if it has been idle for a 96 bits time (a minimum interpacket gap time, IPG time), actual transmsmission can be started. For the half duplex mode, MAC engine will detect collision; if a collision is detected, the MAC Tx_engine will transmit a JAM pattern and then delay the re_transmission for a random time period determined by the back_off algorithm (MTD508 implements the truncated exponential back_off algorithm defined in IEEE 802.3 standard). For the full duplex mode, collision signal is ignored.

The MTD508’s DMA engine performs the packets non_blocking transportation between MAC engine and external memory according to a high speed switching pcedure. The switching pcedure is completed by address learning/routing process and buffer queue management operation.


3.9 EEPROM interface

MTD508 provide an auto load configuration setting function through a 2 wire serial EEPROM interface to acess external EEPROM device(24C02) after power on reset . MTD508 can easily be configured to support port_trunking, port_VLAN, static entry, 802.3X flow control threshold setting , flooding port assignment ...etc functions. The following table is the EEPROM contents mapping:

Name	EEPROM Address	EEPROM Content Description	Recommended Value Under Basic Operation
EOB	00	Last EEPROM content address value	8’h13
AgeLow	01	Aging Time bit [7:0]	8’h2c
AgeHigh	02	Aging Time bit [15:8]	8’h01
VLAN0	03	Port0 VLAN register	8’hfe
VLAN1	04	Port1 VLAN register	8’hfd
VLAN2	05	Port2 VLAN register	8’hfb
VLAN3	06	Port3 VLAN register	8’hf7
VLAN4	07	Port4 VLAN register	8’hef



Name	EEPROM Address	EEPROM Content Description	Recommended Value Under Basic Operation
VLAN5	08	Port5 VLAN register	8'hdf
VLAN6	09	Port6 VLAN register	8'hbf
VLAN7	0a	Port7 VLAN register	8'h7f
UpLink10	0b	bit[7:4] --- the flooding port_no of Port1 bit[3:0] --- the flooding port_no of Port0 *ex1: bit[7:4] = "0011"b, means that if the incomin packet of Port1 got the "un_routed" result, then this incoming packet will be flooded to Port3. *ex2: bit[3:0] = "0111"b, means that if the incomin packet of Port0 got the "un_routed" result, then this incoming packet will be flooded to Port7. (note: set value "4'hf", means flooding to all the other ports; set value "4'h8"~"4'he" is forbidden)	8'h0f
UpLink32	0c	bit[7:4] --- the flooding port_no of Port3 bit[3:0] --- the flooding port_no of Port2 (note: set value "4'hf", means flooding to all the other ports; set value "4'h8"~"4'he" is forbidden)	8'h00
UpLink54	0d	bit[7:4] --- the flooding port_no of Port5 bit[3:0] --- the flooding port_no of Port4 (note: set value "4'hf", means flooding to all the other ports; set value "4'h8"~"4'he" is forbidden)	8'h00
UpLink76	0e	bit[7:4] --- the flooding port_no of Port7 bit[3:0] --- the flooding port_no of Port6 (note: set value "4'hf", means flooding to all the other ports; set value "4'h8"~"4'he" is forbidden)	8'h00
Broadcast TH	0f	Broadcast threshold	8'hff
Xon TH	10	Xon threshold	8'h74
Xoff TH	11	Xoff threshold	8'h30
DisPort	12	Disable Port	8'h00
System Control	13	System control byte : bit[0] --- enhanced back pressure enable, bit[7:1] --- reserved.	8'h00
Reserved	14 ~1f	none	
StaticSA1	20 ~26	Address 26 bit[2:0] --- means Port ID Address 25 bit[7:0] ~ Address 20 bit[7:0] --- means static SA[47:0]	
StaticSA2	27 ~ 2d	Address 2d bit[2:0] --- means Port ID Address 2c bit[7:0] ~ Address 27 bit[7:0] --- means static SA[47:0]	



3.10 Port Based VLAN

The MTD508 supports VLAN configuration by port based methodology. One port select the certain ports to form its VLAN group by configuring the VLAN register. The packet (including broadcast packet) is not forwarding to the destination port whose VLAN group is different from the source port.

3.11 Port Trunking

The port trunking function can also be implemented by VLAN registers. One trunk port isolates the packet transmitting and receiving from the other trunk ports, which performs a logical trunk topology. The non-trunk port should choose only one trunk port for transmitting, which can achieve the load balancing and maintain the packet sequences.

3.12 Memory Interface

Two kinds of external memory interface can be selected by user -- 1M byte memory (256K32 x 1) and 2 M bytes (256K32 x 2 or 512K32 x 1). Maximum 2M byte external memory can be used for packet buffering. "-10 " speed grade of SGRAM/SDRAM device is recommended. The following table is the

SGRAM application pin connection :


Memory Type	Memory Chip No	A[8]	CS0B	CS1B
256K32	x 1	A8	CS0B	NC
256K32	x 2	A8	CS0B	CS1B
512K32	x 1	A9	CS0B	A8

3.13 Internal MII Registers Access and Control

The MTD508 support 2 serial pins (SDIO/SDC) for internal registers access and control; The detailed registers informations are presented in Section4.0 (Internal MII Registers).

3.14 LED Display

The MTD508 use 10 pins to output 2 kinds of LED display -- LEDDATA[7:0], LEDCLK1, LEDCLK2. Using LEDCLK1 rising edge, LEDDATA[7:0] report Port7~0 link/receive activity led status. Using LEDCLK2 rising edge, LEDDATA[4:0] report packet buffer utilization rating, and LEDDATA[7] report external memory test result(after power reset, MTD508 will test external SDRAM automatically), LEDDATA[6] report the buffer almost full alarm signal .



4.0 Internal MII Registers

The MTD508 implements 10 MII global registers and 4 per port registers, define as following tables:

TABLE 1. MII registers

GLOBAL REGISTERS					
REG NO	Bits	Name	R/W	Descriptions	Default
0		CtlReg0	R/W	CONTROL REGISTER 0	
	8-0			bit[0] = 1 --> switch to port 0 registers bit[1] = 1 --> switch to port 1 registers bit[2] = 1 --> switch to port 2 registers bit[3] = 1 --> switch to port 3 registers bit[4] = 1 --> switch to port 4 registers bit[5] = 1 --> switch to port 5 registers bit[6] = 1 --> switch to port 6 registers bit[7] = 1 --> switch to port 7 registers bit[8] = 1 --> switch to global registers	9'h100
	12-9			scan mode select 3-0	
	15-13			Scan port select	
1		CtlReg1	R/W	CONTROL REGISTER 1	16'h3084
	7-0	XON		XON threshold.	
	15-8	XOFF		XOFF threshold. While EEPROM is enabled, this register's content will be updated by EEPROM read XON/XOFF threshold data automatically. After EEPROM read is done, this register can be read/write by management cmd. default is 16'h3084(2M memory) or 16'h1838(1M memory)	
2		CtlReg2	R/W	CONTROL REGISTER 2	16'd300
	15-0	Aging		bit[15:0] can specify aging time. While EEPROM is enabled, this register's content will be updated by EEPROM read Aging timer data automatically. After EEPROM read is done, this register can be read/write by management cmd.	
3		CtlReg3	R/W	CONTROL REGISTER 3	16'h000f
	15-0	Uplink reg0		bit[15:12] specify port 3's uplink port ID. bit[11:8] specify port 2's uplink port ID. bit[7:4] specify port 1's uplink port ID. bit[3:0] specify port 0's uplink port ID. default is 16'h000f. P.S this register's write sequence is Jumper setting ==> EEPROM content ==> MII management command.	
4		CtlReg4	R/W	CONTROL REGISTER 4	16'h0




TABLE 1. MII registers

GLOBAL REGISTERS					
REG NO	Bits	Name	R/W	Descriptions	Default
	15-0	Uplink reg1		bit[15:12] specify port 7's uplink port ID. bit[11:8] specify port 6's uplink port ID. bit[7:4] specify port 5's uplink port ID. bit[3:0] specify port 4's uplink port ID. default is 16'h0. P.S this register's write sequence is Jumper setting ==> EEPROM content ==> MII management command.	
5		CtlReg5	R/W	CONTROL REGISTER 5	16'hff
	7-0			bit[7:0] specify broadcast threshold.	
	8			bit[8] enable enhance backpressure.	
	15-9			Reserved. P.S this register can be written by EEPROM content or MII management command too.	
6		StsReg0	RO/RC	STATUS REGISTER 0	
	7-0			bit[7:0] outputs port7-0 RXDMA fifofull.	
	15-8			bit[15:8] outputs port7-0 TXDMA TPUR(fifoempty).	
7		StsReg1	RO	STATUS REGISTER 1	
				0 BufBistDone. 1 BufBistErr. 2 BufInitDone. 3 AddrTblBistDone. 4 AddrTblBistErr. 5 LthTblBistDone. 6 LthTblBistErr. 7 MemBistDone. 8 MemBistErr. 9 EEDone. 10 FreeCntls0. 15-11 Reserved.	
8		CtlReg7	R/W	CONTROL REGISTER 7	
	7-0			bit[7:0] output mii polling port7-0 flow control information	
	15-8			bit[15:8] output mii polling port7-0 link information "1" means flow control enable or link good.	
9		CtlReg8	R/W	CONTROL REGISTER 8	
	7-0			bit[7:0] output mii polling port7-0 speed information	
	15-8			bit[15:8] output mii polling port7-0 full information "1" means 100M or full duplex.	
PORT REGISTERS					





TABLE 1. MII registers

GLOBAL REGISTERS					
REG NO	Bits	Name	R/W	Descriptions	Default
1		StsReg1	RO	STATUS REGISTER 1	
	10-0			bit[10:0] output Port Tx queue head value.	
	15-11			Reserved.	
2		StsReg2	RO	STATUS REGISTER 2	
	10-0			bit[10:0] output Port Tx queue tail value.	
	15-11			Reserved.	
3		StsReg3	RO	STATUS REGISTER 3	
	10-0			bit[10:0] output Port Tx queue count value.	
	15-11			Reserved.	
4		CtlReg1	R/W	CONTROL REGISTER 1	
	7-0			bit[7:0] select Port VLAN group.	
	15-8			Reserved.	

"R/W" means read/writable.



5.0 Electrical Characteristics

5.1 Absolute Maximum Ratings

Symbol	Parameter	RATING	Unit
V _{CC}	Power Supply Voltage	-0.3 to 3.6	V
V _{IN}	Input Voltage	-0.3 to V _{CC} +0.3	V
V _{OUT}	Output Voltage	-0.3 to V _{CC} +0.3	V
T _{STG}	Storage Temperature	-55 to 150	°C


5.2 Recommended Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Power Supply	3.0	3.3	3.6	V
V _{IN}	Input Voltage	0	-	V _{CC}	V
T _j	Commercial Junction Operating Temperature	0	25	115	°C
	Industrial Junction Operating Temperature	-40	25	125	°C

5.3 DC Electrical Characteristics


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _{IL}	Input Leakage Current	no pull-up or down	-1		1	uA
I _{OZ}	Tri-state Leakage Current		-1		1	uA
C _{IN}	Input Capacitance			2.8		pF
C _{OUT}	Output Capacitance		2.7		4.9	pF
C _{BID3}	Bi-direction buffer Capacitance		2.7		4.9	pF
V _{IL}	Input Low Voltage	CMOS			0.3*V _{CC}	V
V _{IH}	Input High Voltage	CMOS	0.7*V _{CC}			V
V _{OH}	Output High Voltage	I _{OL} =2,4,8,12,16,24mA			0.4	V
V _{OL}	Output Low Voltage	I _{OH} =2,4,8,12,16,24mA	2.4			V
R _I	Input Pull-up/down resistance	V _{IL} =0V or V _{IH} =V _{CC}		75		KOhm

(Under recommended operating conditions and V_{CC} = 3.0 ~ 3.6V, T_j = 0 to +115 °C)




5.4 Electrical Characteristics

FIGURE 1. RMII timing



Symbol	Parameter	Min.	Typ.	Max.	Unit	Note
T1	RMII input setup time	1			nS	
T2	RMII input hold time	1			nS	
T3	RMII output setup time	3			nS	
T4	RMII output hold time	5			nS	

FIGURE 2. MII timing



Symbol	Parameter	Min.	Typ.	Max.	Unit	Note
T5	MII input setup time	10			nS	
T6	MII input hold time	10			nS	
T7	MII output setup time	3			nS	
T8	MII output hold time	5			nS	







FIGURE 3. Memory Write Timing



Symbol	Parameter	Min.	Typ.	Max.	Unit	Note
T5	Memory clock cycle	12			nS	
T6	Memory command/address/data setup time	6			nS	
T7	Memory command/address/data hold time	2			nS	
T8	Row active to burst write		2		CLK	


FIGURE 4. Memory Read Timing






Symbol	Parameter	Min.	Typ.	Max.	Unit	Note
T10	Memory read data setup time	2			nS	
T11	Memory ead data hold time	2			nS	

FIGURE 5. EEPROM timing




Symbol	Parameter	Min.	Typ.	Max.	Unit	Note
T11	EEPROM clock cycle		10		uS	
T12	EEDATA input setup time	1			nS	
T13	EEDATA input hold time	1			nS	


FIGURE 6. LED Interface



Symbol	Parameter	Min.	Typ.	Max.	Unit	Note
T14	Led display strobe period		20		uS	
T15	LEDCLK setup time		5		uS	
T16	LEDCLK hold time		5		uS	



6.0 160 pin PQFP Package Data



Symbol	Dimension in inch	Dimension in mm
A	0.145(MAX)	3.683(MAX)
A1	0.127+/-0.005	3.226+/-0.127
A2	0.006+0.004 -0.002	0.152+0.102 -0.051
b	0.012(REF)	0.300(REF)
c	0.006+0.004 -0.002	0.152+0.102 -0.051
D	1.102+/-0.005	28.000+/-0.127
E	1.102+/-0.005	28.000+/-0.127
e	0.026+/-0.006	0.650+/-0.152
H _D	1.228+/-0.012	31.200+/-0.300
H _E	1.228+/-0.012	31.200+/-0.300
L	0.034+/-0.008	0.867+/-0.203
L1	0.063+/-0.008	1.600+/-0.203
y	0.003(MAX)	0.076(MAX)
a1	0° - 7°	0° +/- 7°
a2	7° +/- 2°	7° +/- 2°

Note:
Dimension D & E do not include resin burrs gate stubs.

