



### AP2552/ AP2553/ AP2552A/ AP2553A

#### PRECISION ADJUSTABLE CURRENT-LIMITED POWER SWITCHES

## **Description**

The AP2552/53 and AP2552A/53A are single channel precision adjustable current-limited switches optimized for applications that require precision current limiting, or to provide up to 2.1A of continuous load current during heavy loads/short circuits. These devices offer a programmable current-limit threshold between 75mA and 2.36A (typ) via an external resistor. Current limit accuracy  $\pm 6\%$  can be achieved at high current-limit settings. The rise and fall times are controlled to minimize current surges during turn on/off.

The devices have fast short-circuit response time for improved overall system robustness. They provide a complete protection solution for applications subject to heavy capacitive loads and the prospect of short circuit, offering reverse current blocking and limiting, over-current, over-temperature and short-circuit protection, as well as controlled rise time and under-voltage lockout functionality. A 7ms deglitch capability on the open-drain Flag output prevents false over-current reporting and does not require any external components.

AP2552/53 limits the output current to a safe level when the output current exceeds current-limit threshold.


AP2552A/53A provides latch-off function during over-current or reverse-voltage conditions.


All devices are available in SOT26 and U-DFN2020-6 packages.

## **Applications**

- Set-Top-Boxes
- LCD TVs & Monitors
- Residential Gateways
- Laptops, Desktops, Servers, e-Readers, Printers, Docking Stations, HUBs

## **Pin Assignments**





#### **Features**


- Up to 2.1A Maximum Load Current
- Accurate Adjustable Current Limit, 75mA 2360mA
- ±6% Accurate Adjustable Current Limit, 1.63A with R<sub>LIM</sub> = 15kΩ
- Constant-Current (AP2552/53) During Over-Current
- Output Latch-Off (AP2552A/53A) at Over-Current
- Fast Short-Circuit Response Time: 2µs (typ)
- Reverse Current Blocking During Shutdown and Reverse Current Limiting During Enable
- Operating Range: 2.7V 5.5V
- Built-in Soft-Start with 3ms Typical Rise Time
- Over-Current , Output Over-Voltage and Thermal Protection
- Fault Report (FAULT) with Blanking Time
- ESD Protection: 2kV HBM, 500V CDM
- Active Low (AP2552/52A) or Active High (AP2553/53A) Enable
- Ambient Temperature Range: -40°C to +85°C
- SOT26 and U-DFN2020-6 Package: Available in "Green" Molding Compound (No Br, Sb)
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- 15kV ESD Protection per IEC 61000-4-2 (with external capacitance)
- UL Recognized, File Number E322375, Vol. 1
- 1IEC60950-1 CB Scheme Certified

Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.

- 2. See http://www.diodes.com/quality/lead\_free.html for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



# **Typical Applications Circuit**



120µF Output Capacitance is a Requirement of USB

# **Available Options**


Part Number	Channel	Enable Pin (EN)	Recommended Maximum Continuous Load Current (A)	Current-Limit Protection	Package
AP2552	1	Active Low	2.1	Constant-Current	U-DFN2020-6
AP2553	1	Active High	2.1	Constant-Current	SOT26
AP2552A	1	Active Low	2.1	Latch-Off	U-DFN2020-6
AP2553A	1	Active High	2.1	Later-Off	SOT26


# **Pin Descriptions**

Pin		Pin	Number		I/O	Function
Name	AP2552W6-7	AP2553W6-7	AP2552FDC-7	AP2553FDC-7	2	Function
IN	1	1	6	6		Input, connect a 0.1µF or greater ceramic capacitor from IN to GND as close to IC as possible.
GND	2	2	5	5	-	Ground, connect to external exposed pad.
EN	3	1	4	_	I	Enable input, logic low turns on power switch.
EN	_	3	_	4	I	Enable input, logic high turns on power switch.
FAULT	4	4	3	3	0	Active-low open-drain output, asserted during over- current, over-temperature, or reverse-voltage conditions.
ILIM	5	5	2	2	0	Use external resistor to set current-limit threshold; recommended $10k\Omega\!\leq\!RLIM\!\leq\!232k\Omega$ .
OUT	6	6	1	1	0	Output
Exposed Pad	_		Pad	Pad	_	No internal connection; recommend to connect to GND externally for improved power dissipation It should not be used as electrical ground conduction path.



# **Functional Block Diagram**







## Absolute Maximum Ratings (@TA = +25°C, unless otherwise specified.)

	Symbol Parameter		Ratings	Unit
	HBM	Human Body Model ESD Protection	2	kV
ESD	CDM	Charged Device Model ESD Protection	500	V
LOD	IEC system level	Surges per EN61000-4-2. 1999 applied to output terminals of EVM Note (5)	15	kV
$V_{IN}, V_{OUT}, V_{\overline{FAULT}},$ $VILIM, V_{EN}, V_{\overline{EN}}$		Voltage on IN, OUT, FAULT , ILIM, EN, EN	-0.3 to +6.5	V
_		Continuous FAULT sink current	25	mA
	_	ILIM source current	1	mA
I <sub>LOAD</sub> M		Maximum Continuous Load Current	Internal Limited	Α
	T <sub>J(MAX)</sub> Maximum Junction Temperature		-40 to +150	°C
T <sub>ST</sub> Storage Temperature Range (Note 4)		-65 to +150	°C	

Notes:

- 4. UL Recognized Rating from -30°C to +70°C (Diodes qualified T<sub>ST</sub> from -65°C to +150°C)
  5. External capacitors need to be connected to the output, EVM board was tested with capacitor 2.2uF 50V 0805. This level is a pass test only and not a

Caution:

Stresses greater than the 'Absolute Maximum Ratings' specified above, may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.

Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.

## **Dissipation Rating Table**

Board	Package	Thermal Resistance θ <sub>JA</sub>	Thermal Resistance θ <sub>JC</sub>	T <sub>A</sub> ≤ +25°C Power Rating	Derating Factor Above T <sub>A</sub> = +25°C	T <sub>A</sub> = +70°C Power Rating	T <sub>A</sub> = +85°C Power Rating
High-K (Note 6)	W6	160°C/W	55°C/W	625mW	6.25mW/°C	340mW	250mW
High-K (Note 6)	FDC	120°C/W	34°C/W	833mW	8.33mW/°C	450mW	330mW

Note:

## Recommended Operating Conditions (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Unit
$V_{IN}$	Input Voltage	2.7	5.5	V
I <sub>OUT</sub>	Continuous Output Current (-40°C ≤ T <sub>A</sub> ≤ +85°C)	0	2.1	Α
$V_{EN,} V_{\overline{EN}}$	Enable Voltage	0	5.5	V
V <sub>IH</sub>	High-Level Input Voltage on EN or EN	2.0	V <sub>IN</sub>	V
V <sub>IL</sub>	Low-Level Input Voltage on EN or EN	0	0.8	V
R <sub>LIM</sub>	Current-Limit Threshold Resistor Range (1% initial tolerance)	10	210	kΩ
Io	Continuous FAULT Sink Current	0	10	mA
	Input De-Coupling Capacitance, IN to GND	0.1		μF
T <sub>A</sub>	Operating Ambient Temperature	-40	+85	°C
TJ	Operating Junction Temperature	-40	+125	°C

<sup>6.</sup> The JEDEC high-K (2s2p) board used to derive this data was a 3in x 3in, multilayer board with 1-ounce internal power and ground planes with 2-ounce copper traces on top and bottom of the board.



 $\textbf{Electrical Characteristics} \ (\textcircled{@} T_A = +25^{\circ}C, \ V_{IN} = 2.7 \ \text{V to 5.5V}, \ V_{EN} = 0 \ \text{V or } V_{EN} = V_{IN}, \ R_{FAULT} = 10 \ \text{k}\Omega, \ \text{unless otherwise specified.})$ 

Symbol	Parameter	Test Conditions (Note 7)			Тур	Max	Unit
Supply		-	· · · · ·			I .	
V <sub>UVLO</sub>	Input UVLO	V <sub>IN</sub> rising		-	2.4	2.65	V
$\Delta V_{UVLO}$	Input UVLO Hysteresis	V <sub>IN</sub> decreasing		-	25	-	mV
I <sub>SHDN</sub>	Input Shutdown Current	V <sub>IN</sub> = 5.5V, disabled, OUT = 0	ppen	-	0.1	1	μΑ
_	Innut Outpoont Oursell	V <sub>IN</sub> = 5.5V, enabled, OUT = c	ppen, R <sub>LIM</sub> = 20kΩ	_	100	140	μΑ
lQ	Input Quiescent Current	$V_{IN}$ = 5.5V, enabled, OUT = 0	pen, R <sub>LIM</sub> = 210kΩ	-	80	120	μΑ
I <sub>REV</sub>	Reverse Leakage Current	Disabled, V <sub>IN</sub> = 0V, V <sub>OUT</sub> = 5.	5V, I <sub>REV</sub> at V <sub>IN</sub>	=	0.01	1	μA
Power Switch	ch	_					
		SOT26 package	$T_J = +25^{\circ}C$ , $V_{IN} = 5.0V$	-	70	95	
В	Switch On Booletanes	SOT26 package,	-40°C ≤ T <sub>A</sub> ≤ +85°C	-	_	135	mO.
R <sub>DS(ON)</sub>	Switch On-Resistance	LL DEN2020 6 package	T <sub>J</sub> = +25°C, V <sub>IN</sub> = 5.0V	-	80	105	mΩ
		U-DFN2020-6 package	-40°C ≤ T <sub>A</sub> ≤ +85°C	_	_	150	
	Outroot Tours On Dina Time	V <sub>IN</sub> = 5.5V, C <sub>L</sub> = 1μF, R <sub>LOAD</sub> =	= 100Ω. See Figure 1	-	1.1	1.5	ms
t <sub>R</sub>	Output Turn-On Rise Time	$V_{IN} = 2.7V, C_L = 1\mu F, R_{LOAD} = 1$	= 100Ω.	=	0.7	1	ms
	0.4.7.00.7.11.71	V <sub>IN</sub> = 5.5V, C <sub>L</sub> = 1μF, R <sub>LOAD</sub> =	= 100Ω. See Figure 1	0.1	_	0.5	ms
t <sub>F</sub>	Output Turn-Off Fall Time	$V_{IN} = 2.7V, C_L = 1\mu F, R_{LOAD} = 1.00$	= 100Ω.	0.1	_	0.5	ms
Current Lim							
		$R_{LIM} = 10k\Omega$	-40°C ≤ T <sub>A</sub> ≤ +85°C	2200	2365	2542	- mA
		$R_{LIM} = 15k\Omega$	-40°C ≤ T <sub>A</sub> ≤ +85°C	1540	1632	1730	
		R <sub>LIM</sub> = 20kΩ	T <sub>J</sub> = +25°C	1180	1251	1326	
	Current-Limit Threshold		-40°C ≤ T <sub>A</sub> ≤ +85°C	1160	1251	1340	
I <sub>LIMIT</sub>	maximum DC output current), $V_{OUT} = V_{IN} - 0.5V$	D 40.01-0	T <sub>J</sub> = +25°C	500	530	562	
	1001 TIN 5.51	$R_{LIM} = 49.9k\Omega$		485	529	573	
		R <sub>LIM</sub> = 210kΩ		121	142	162	
		I <sub>LIM</sub> shorted to IN or GND			75	100	
		$R_{LIM} = 10k\Omega$		_	2620	-	
		$R_{LIM} = 15k\Omega$		-	1820	-	
	Short-Circuit Current Limit, OUT	$R_{LIM} = 20k\Omega$		-	1380	-	
ISHORT	Connected to GND	$R_{LIM} = 49.9k\Omega$		-	570	-	mA
		R <sub>LIM</sub> = 210kΩ		-	150	_	
		I <sub>LIM</sub> shorted to IN or GND		_	75	_	
tshort	Short-Circuit Response Time	$V_{OUT} = 0V$ to $I_{OUT} = I_{LIMIT}$ (OUT shorted to ground) See Figure 2		-	2	_	μs
Enable Pin		1		I	1	<u>I</u>	
I <sub>LEAK-EN</sub>	EN Input Leakage Current	V <sub>IN</sub> = 5V, V <sub>EN</sub> = 0V and 6V		-0.5	_	0.5	μA
t <sub>ON</sub>	Turn-On Time	$C_L = 1\mu F$ , $R_L = 100\Omega$ . See Figure 1		_	_	3	ms
toff	Turn-Off Time	$C_L = 1\mu F$ , $R_L = 100\Omega$ . See Figure 1		_	_	1	ms
Output Disc	harge		<del>-</del>	1		ı	
R <sub>DIS</sub>	Discharge Resistance (Note 8)	V <sub>IN</sub> = 5V, disabled, I <sub>OUT</sub> =1m	Ą	_	600	-	Ω
R <sub>DIS_LATCH</sub>	Discharge Resistance During Latch-Off	V <sub>IN</sub> = 5V, latch-off, AP2552A/	53A only	-	1000	-	Ω

Notes: 7. Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

<sup>8.</sup> The discharge function is active when the device is disabled (when enable is de-asserted or during power-up power-down when V<sub>IN</sub>< V<sub>UVLO</sub>).

The discharge function offers a resistive discharge path for the external storage capacitor for limited time.



# **Electrical Characteristics** (cont.)

(@T<sub>A</sub> = +25°C, V<sub>IN</sub> = 2.7V to 5.5V, V<sub>EN</sub> = 0V or V<sub>EN</sub> = V<sub>IN</sub>, R<sub>FAULT</sub> = 10kΩ, unless otherwise specified.)

Symbol	Parameter	Test Conditions (Note 6)	Min	Тур	Max	Unit			
Reverse Vol	Reverse Voltage Protection								
$V_{RVP}$	Reverse-Voltage Comparator Trip Point	V <sub>OUT</sub> – V <sub>IN</sub>	95	135	190	mV			
IROCP	Reverse Current Limit	V <sub>OUT</sub> – V <sub>IN</sub> = 200mV	-	0.72	-	Α			
t <sub>TRIG</sub>	Time from Reverse-Voltage Condition to MOSFET Turn Off (AP2552A/AP2553A)	V <sub>IN</sub> = 5V	3	4.75	7	ms			
Fault Flag	Fault Flag								
$V_{OL}$	FAULT Output Low Voltage	I <sub>FAULT</sub> = 1mA	_	_	180	mV			
I <sub>FOH</sub>	FAULT Off Current	V <sub>FAULT</sub> = 6V	_	_	1	μΑ			
t <sub>Blank_OC</sub>	FAULT Blanking and Latch Off Time (Over-Current)	Assertion or deassertion due to overcurrent	5	7.5	10	ms			
t <sub>Blank_RV</sub>	FAULT Blanking Time (Reverse-Voltage)	Assertion or deassertion due to reverse-voltage	2	3.75	6	ms			
Thermal Shu	ıtdown		•						
T <sub>SHDN</sub>	Thermal Shutdown Threshold	Enabled, $R_{LOAD} = 1k\Omega$	_	160	-	°C			
T <sub>SHDN_OCP</sub>	Thermal Shutdown Threshold under Current Limit	Enabled, $R_{LOAD} = 1k\Omega$	-	140	_	°C			
T <sub>HYS</sub>	Thermal Shutdown Hysteresis	_	_	20	_	°C			

Note: 7. Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

# **Typical Performance Characteristics**




Figure 1 Voltage Waveforms: AP2552/52A (left), AP2553/53A (right)




Figure 2 Response Time to Short Circuit Waveform



# **Typical Performance Characteristics**





Figure 3 Turn-On Delay and Rise Time



2ms/div Figure 4 Turn-Off Delay and Fall Time




Figure 5 Device Enabled into Short-circuit





Figure 6 No Load to 1Ω Transient Response



2ms/div Figure 7 Short-Circuit Current Limit Response





Figure 8 Extended Short-Circuit into Thermal Cycles



# **Typical Performance Characteristics (cont.)**



1ms/div
Figure 9 Reverse Current Limit Response(AP2552A/AP2553A)




Figure 11 Quiescent Current vs. Ambient Temperature




Figure 13 Switch On-Resistance vs. Ambient Temperature




Figure 10 Reverse Current Limit vs. Ambient Temperature




Figure 12 Quiescent Current vs. Ambient Temperature




Figure 14 Under-Voltage Lock Out vs. Ambient Temperature



## **Application Note**

The AP2552/53 AND AP2552A/53A are integrated high-side power switches optimized for Universal Serial Bus (USB) that requires protection functions. The power switches are equipped with a driver that controls the gate voltage and incorporates slew-rate limitation. This, along with the various protection features and special functions, makes these power switches ideal for hot-swap or hot-plug applications.

#### **Protection Features:**

#### **Under-Voltage Lockout (UVLO)**

Whenever the input voltage falls below UVLO threshold (~2.5V), the power switch is turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed.

#### Over-Current and Short-Circuit Protection

An internal sensing FET is employed to check for over-current conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, AP2552/53 maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault stays long enough to activate thermal limiting.

For AP2552A/53A, when an overcurrent condition is detected, the devices will limit the current until the overload condition is removed or the internal deglitch time (7-ms typical) is reached and AP2552A/53A will be turned off. AP2552A/53A will remain latched off even overload condition is removed until power is cycled or the device enable is toggled.

The different overload conditions and the corresponding response of the AP2552/53 and AP2552A/53A are outlined below:

NO	Conditions	Explanation	Behavior of the AP2552/53
1	Short-circuit condition at start-up	Output is shorted before input voltage is applied or before the part is enabled	The IC senses the short circuit and immediately clamps output current to a certain safe level namely I <sub>SHORT</sub> .
2	Short-circuit or overcurrent condition	Short-Circuit or Overload condition that occurs when the part is enabled.	<ul> <li>At the instance the overload occurs, higher current may flow for a very short period of time before the current limit function can react.</li> <li>After the current limit function has tripped (reached the overcurrent trip threshold), the device switches into current limiting mode and the current is clamped at I<sub>SHORT</sub> /I<sub>LIMIT</sub>.</li> </ul>
3	Gradual increase from nominal operating current to I <sub>LIMIT</sub>	Load increases gradually until the current-limit threshold.(I <sub>TRIG</sub> )	The current rises until $I_{\text{LIMIT}}$ or thermal limit. Once the threshold has been reached, the device switches into its current limiting mode and is set at $I_{\text{LIMIT}}$ .

NO	Conditions	Explanation	Behavior of the AP2552A/53A
1	Short-circuit condition at start-up	Output is shorted before input voltage is applied or before the part is enabled	The IC senses the short circuit and immediately clamps output current to a certain safe level namely I <sub>SHORT</sub> . When the internal deglitch time (7-ms typical) is reached and the devices will be turned off.
2	Short-circuit or overcurrent condition	Short-Circuit or Overload condition that occurs when the part is enabled.	At the instance the overload occurs, higher current may flow for a very short period of time before the current limit function can react.  After the current limit function has tripped (reached the overcurrent trip threshold), the device switches into current limiting mode and the current is clamped at I <sub>SHORT</sub> /I <sub>LIMIT</sub> . When the internal deglitch time (7-ms typical) is reached and the devices will be turned off.
3	Gradual increase from nominal operating current to I <sub>LIMIT</sub>	Load increases gradually until the current-limit threshold.(I <sub>TRIG</sub> )	The current rises until $I_{\text{LIMIT}}$ or thermal limit. Once the threshold has been reached, the device switches into its current limiting mode and is set at $I_{\text{LIMIT}}$ . When the internal deglitch time (7-ms typical) is reached and the devices will be turned off.



## **Application Note (cont.)**

#### **Current-Limit Threshold Programming**

The current-limit threshold can be programmed using an external resistor. The current-limit threshold is proportional to the current sourced out of I<sub>LIM</sub>.

The recommended 1% resistor range for  $R_{LIM}$  is  $10k\Omega \le R_{LIM} \le 210k\Omega$ . Figure 15 includes current-limit tolerance due to variations caused by temperature and process. This graph does not include the external resistor tolerance. The traces routing the RLIM resistor to the AP2552/53 and AP2552A/53A should be as short as possible to reduce parasitic effects on the current-limit accuracy.

To design below a maximum current-limit threshold, find the intersection of  $R_{LIM}$  and the maximum desired load current on the  $I_{OS(max)}$  ( $I_{LIM}$ ) curve and choose a value of  $R_{LIM}$  above this value. Programming the current limit below a maximum threshold is important to avoid current limiting upstream power supplies causing the input voltage bus to droop. The resulting minimum current-limit threshold is the intersection of the selected value of  $R_{LIM}$  and the  $I_{OS(min)}$  ( $I_{LIM}$ ) curve.

Best fit Current-Limit Threshold Equations (I<sub>LIMIT</sub>):




Figure 15 Current-Limit Threshold vs. R<sub>LIM</sub>

#### **Thermal Protection**

Thermal protection prevents the IC from damage when the die temperature exceeds safe margins. This mainly occurs when heavy-overload or short-circuit faults are present for extended periods of time. The AP2552/53 AND AP2552A/53A implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. Once the die temperature rises to approximately +160°C (140°C in case the part is under current limit), the thermal protection feature gets activated as follows: The internal thermal sense circuitry turns the power switch off and the FAULT output is asserted thus preventing the power switch from damage. Hysteresis in the thermal sense circuit allows the device to cool down by approximately +20°C before the output is turned back on. This built-in thermal hysteresis feature is an excellent feature, as it avoids undesirable oscillations of the thermal protection circuit. The switch continues to cycle in this manner until the load fault is removed, resulting in a pulsed output.



## **Application Note** (cont.)

### **Reverse-Current and Reverse-Voltage Protection**

The USB specification does not allow an output device to source current back into the USB port. In a normal MOSFET switch, current will flow in reverse direction (from the output side to the input side) when the output side voltage is higher than the input side. A reverse-current limit (ROCP) feature is implemented in the AP2552/53 AND AP2552A/53A to limit such back currents. The ROCP circuit is activated when the output voltage is higher than the input voltage. After the reverse current circuit has tripped (reached the reverse current trip threshold), the current is clamped at this IROCP level.

In addition to ROCP, reverse over-voltage protection (ROVP) is also implemented. The ROVP circuit is activated by the *reverse voltage comparator trip point* ie; the difference between the output voltage and the input voltage.

For AP2552/53, once ROVP is activated, FAULT assertion occurs at a de-glitch time of 4ms. Recovery from ROVP is automatic when the fault is removed. FAULT de-assertion de-glitch time is same as the de-assertion time.

#### Reverse-Current and Reverse-Voltage Protection (cont.)

For AP2552A/53A, once ROVP is activated and when the condition exists for more than 5ms (TYP), output device is disabled and shutdown. This is called the "Time from Reverse-Voltage Condition to MOSFET Turn Off". FAULT assertion occurs at a de-glitch time of 4ms after ROVP is reached. Recovery from this fault is achieved by recycling power or toggling EN. FAULT de-assertion de-glitch time is same as the de-assertion time.

#### **Special Functions:**

#### **Discharge Function**

When enable is de-asserted, or when the input voltage is under UVLO level, the discharge function is active. The output capacitor is discharged through an internal NMOS that has a discharge resistance of  $100\Omega$ . Hence, the output voltage drops down to zero. The time taken for discharge is dependent on the RC time constant of the resistance and the output capacitor.

#### **FAULT Response**

The FAULT open-drain output goes active low for any of following faults: Current limit threshold, short- circuit current limit, reverse-voltage condition or thermal shutdown. The time from when a fault condition is encountered to when the FAULT output goes low is 7ms (TYP). The FAULT output remains low until over-current, short-circuit current limit and over-temperature conditions are removed. Connecting a heavy capacitive load to the output of the device can cause a momentary Over-current condition, which does not trigger the FAULT due to the 7ms deglitch timeout. This 7-ms timeout is also applicable for over-current recovery and over-temperature recovery. The AP2552/53 and AP2552-2/53A are designed to eliminate erroneous over-current reporting without the need for external components, such as an RC delay network.

For the AP2552/53 and AP2552A/53A when the reverse voltage condition is triggered, FAULT output goes low after 4ms (TYP). This 4ms (TYP) timeout is also applicable for the recovery from reverse voltage fault.

When the ILIM pin is shorted to IN or GND, current-limit threshold and short-circuit current limit will be clamped at typically 75mA. When the ILIM pin is shorted to IN or GND the AP2552/53 and AP2552A/53A FAULT pin will not assert during current limiting conditions; The FAULT pin will assert during short circuit conditions.

### **Power Supply Considerations**

A 0.01- $\mu$ F to 0.1- $\mu$ F X7R or X5R ceramic bypass capacitor between IN and GND, close to the device, is recommended. This limits the input voltage drop during line transients. Placing a high-value electrolytic capacitor on the input ( $10\mu$ F minimum) and output pin( $120\mu$ F) is recommended when the output load is heavy. This precaution also reduces power-supply transients that may cause ringing on the input. Additionally, bypassing thedeviceoutput with a  $0.1\mu$ F to  $4.7\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients. This capacitor also prevents output from going negative during turn-off due to parasiticinductance.

#### **Power Dissipation and Junction Temperature**

The low on-resistance of the internal MOSFET allows the small surface-mount packages to pass large current. Using the maximum operating ambient temperature  $(T_A)$  and  $R_{DS(ON)}$ , the power dissipation can be calculated by:

$$P_D = R_{DS(ON)} \times I^2$$

Finally, calculate the junction temperature:

 $T_J = P_D \times \Theta_{JA} + T_A$ 

Document number: DS35404 Rev. 8 - 2

Where:

 $T_A$  = Ambient temperature °C  $\theta_{JA}$  = Thermal resistance  $P_D$  = Total power dissipation



## **Application Note** (cont.)


### **Generic Hot-Plug Applications**

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the AP2552/53 AND AP2552A/53A, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the AP2552/53 AND AP2552A/53A also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion.

#### **Generic Hot-Plug Applications**

By placing the AP2552/53 AND AP2552A/53A between the  $V_{CC}$  input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge current and provides a hot-plugging mechanism for any device.


## **Ordering Information**



Part Number	Enable	Output Fault	Package	Booksging	7" Tape a	and Reel
Part Number	Active	Condition	Code	Packaging	Quantity	Part Number Suffix
AP2552W6-7	Low		W6	SOT26	3000/Tape & Reel	-7
AP2552FDC-7	Low	Output Current	FDC	U-DFN2020-6	3000/Tape & Reel	-7
AP2553W6-7	High	Limits	W6	SOT26	3000/Tape & Reel	-7
AP2553FDC-7	підп		FDC	U-DFN2020-6	3000/Tape & Reel	-7
AP2552AW6-7	Low		W6	SOT26	3000/Tape & Reel	-7
AP2552AFDC-7	Low	Output Latches	FDC	U-DFN2020-6	3000/Tape & Reel	-7
AP2553AW6-7	Llimb	Off	W6	SOT26	3000/Tape & Reel	-7
AP2553AFDC-7	High	lign	FDC	U-DFN2020-6	3000/Tape & Reel	-7

# **Marking Information**

### (1) SOT26



XX : Identification Code

<u>Y</u> : Year 0~9

W: Week: A~Z: 1~26 week; a~z: 27~52 week; z represents

52 and 53 week

X : Internal Code

Device	Package	Identification Code
AP2552W6	SOT26	BJ
AP2553W6	SOT26	BK
AP2552AW6	SOT26	BM
AP2553AW6	SOT26	BN



# Marking Information (cont.)

### (2) U-DFN2020-6

## (Top View)

<u>XX</u> <u>Y W X</u> XX: Identification Code

Y: Year: 0~9

<u>W</u>: Week: A~Z: 1~26 week;

a~z: 27~52 week; z represents 52 and 53 week


X: Internal Code

Device	Package	Identification Code
AP2552FDC	U-DFN2020-6	BJ
AP2553FDC	U-DFN2020-6	BK
AP2552AFDC	U-DFN2020-6	BM
AP2553AFDC	U-DFN2020-6	BN

# Package Outline Dimensions (All dimensions in mm.)


Please see AP02002 at http://www.diodes.com/datasheets/ap02002.pdf for latest version.

### (1) Package Type: SOT26



SOT26					
Dim	Min	Max	Тур		
Α	0.35	0.50	0.38		
В	1.50	1.70	1.60		
С	2.70	3.00	2.80		
D	_	_	0.95		
Н	2.90	3.10	3.00		
J	0.013	0.10	0.05		
K	1.00	1.30	1.10		
L	0.35	0.55	0.40		
М	0.10	0.20	0.15		
α	0°	8°	_		
All Dimensions in mm					

### (2) Package Type: U-DFN2020-6




U-DFN2020-6 Type C				
Dim	Min	Max	Тур	
Α	0.57	0.63	0.60	
A1	0.00	0.05	0.02	
<b>A3</b>			0.15	
b	0.25	0.35	0.30	
D	1.95	2.075	2.00	
D2	1.55	1.75	1.65	
Е	1.95	2.075	2.00	
E2	0.86	1.06	0.96	
е		_	0.65	
L	0.25	0.35	0.30	
Ζ	1	_	0.20	
All Dimensions in mm				



# **Suggested Pad Layout**


Please see AP02001 at http://www.diodes.com/datasheets/ap02001.pdf for the latest version.

### (1) Package Type: SOT26



Dimensions	Value (in mm)	
Z	3.20	
G	1.60	
Х	0.55	
Υ	0.80	
C1	2.40	
C2	0.95	

## (2) Package Type: U-DFN2020-6




Dimensions	Value (in mm)
С	0.650
Х	0.350
X1	1.650
X2	1.700
Y	0.525
Y1	1.010
Y2	2 400




# **Taping Orientation** (Note 11)

## (1) Package Type: SOT26



### (2) Package Type: U-DFN2020-6



Note: 11. The taping orientation of the other package type can be found on our website at http://www.diodes.com/datasheets/ap02007.pdf





#### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### **LIFE SUPPORT**

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
  - 1. are intended to implant into the body, or
  - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2014, Diodes Incorporated

www.diodes.com