

Rad-Hard N-channel 60 V, 30 A Power MOSFET

Datasheet - production data





Figure 1. Internal schematic diagram



Features

V _{BDSS}	I _D	R _{DS(on)}	Qg
60 V	30 A	36 mOhm	43 nC

- Fast switching
- 100% avalanche tested
- Hermetic package
- 70 krad TID
- SEE radiation hardened

Applications

- Satellite
- High reliability

Description

This N-channel Power MOSFET is developed with STMicroelectronics unique STripFET™ process. It has specifically been designed to sustain high TID and provide immunity to heavy ion effects.

This Power MOSFET is fully ESCC qualified.

Table 1. Device summary

Part numbers	ESCC part number	Quality level	Package	Lead finish	Mass (g)	Temp. range	EPPL
STRH40N6S1	-	Engineering model	SMD.5	Gold	2	-55 to 150°C	-
STRH40N6SG	5205/024/01	ESCC flight					Target

Note: Contact ST sales office for information about the specific conditions for tape and reel, product in die form and other packages.

Contents STRH40N6

Contents

1	Electrical ratings 3
2	Electrical characteristics 5
3	Radiation characteristics 7
4	Electrical characteristics (curves)
5	Test circuits
6	Package mechanical data14
7	Order codes 15 7.1 Other information 16
8	Revision history

STRH40N6 Electrical ratings

1 Electrical ratings

(T_C= 25 °C unless otherwise specified)

Table 2. Absolute maximum ratings (pre-irradiation)

Symbol	Parameter	Value	Unit
V _{DS} ⁽¹⁾	Drain-source voltage (V _{GS} = 0)	60	V
V _{GS} ⁽²⁾	Gate-source voltage	±20	V
I _D ⁽³⁾	Drain current (continuous) at T _C = 25°C	30	Α
I _D ⁽³⁾	Drain current (continuous) at T _C = 100°C	19	Α
I _{DM} ⁽⁴⁾	Drain current (pulsed)	120	Α
P _{TOT} (5)	Total dissipation at T _C = 25°C	75	W
P _{TOT} (3)	Total dissipation at T _C = 25°C	66	W
dv/dt (6)	Peak diode recovery voltage slope	2.5	V/ns
T _{stg}	Storage temperature	-55 to 150	°C
T _j	Max. operating junction temperature	150	°C

- 1. This rating is guaranteed @ $T_J \ge 25$ °C (see Figure 10: Normalized BV_{DSS} vs temperature).
- 2. This value is guaranteed over the full range of temperature.
- 3. Rated according to the Rthj-case + Rthc-s
- 4. Pulse width limited by safe operating area
- 5. Rated according to the Rthj-case
- 6. $I_{SD} \leq$ 40 A, di/dt \leq 1060 A/ μ s, V_{DD} = 80 % $V_{(BR)DSS}$

Table 3. Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	1.67	°C/W
Rthc-s	Case-to-sink	0.21	°C/W
Rthj-amb ⁽¹⁾	Thermal resistance junction -amb	50	°C/W

^{1.} When mounted on heat sink of 300 mm 2 , t < 10 sec

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj max)	15	А

Electrical ratings STRH40N6

Table 4. Avalanche characteristics (continued)

Symbol	Parameter	Value	Unit
E _{AS} ⁽¹⁾	Single pulse avalanche energy (starting Tj= 25°C, Id= 20 A, Vdd= 40 V)	354	mJ
E _{AS}	Single pulse avalanche energy (starting Tj= 110 °C, Id= 20 A, Vdd= 40 V)	105	IIIJ
	Repetitive avalanche (Vdd = 50 V, I_{AR} = 17.5 A, f = 10 KHz, T_{J} = 25 °C, duty cycle = 50%)	20	
E _{AR}	Repetitive avalanche (Vdd = 40 V, I_{AR} = 15 A, f = 100 KHz, T_{J} = 25 °C, duty cycle = 10%)	1.3	mJ
	Repetitive avalanche (Vdd = 40 V, I_{AR} = 15 A, f = 100 KHz, T_{J} = 110 °C, duty cycle = 10%)	0.4	

^{1.} Maximum rating value.

2 Electrical characteristics

($T_C = 25$ °C unless otherwise specified).

Pre-irradiation

Table 5. Pre-irradiation on/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	80% BV _{Dss}			10	μΑ
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = 20 V V _{GS} = -20 V	-100		100	nA
BV _{DSS} ⁽¹⁾	Drain-to-source breakdown voltage	$V_{GS} = 0$, $I_D = 1$ mA	60			V
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$	2		4.5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 12 V, I _D = 15 A		0.036	0.045	Ω

^{1.} This rating is guaranteed @ $T_J \ge 25$ °C (see Figure 10: Normalized BV_{DSS} vs temperature).

Table 6. Pre-irradiation dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	$V_{GS} = 0$, $V_{DS} = 25$ V, $f=1MHz$	1312	1640	1968	pF
C _{oss} ⁽¹⁾	Output capacitance		281	351	421	pF
C _{rss}	Reverse transfer capacitance		111	139	167	pF
Qg	Total gate charge	V _{DD} = 30 V, I _D = 40 A, V _{GS} =12 V	35	43	52	nC
Q _{gs}	Gate-to-source charge		9	11	13	nC
Q _{gd}	Gate-to-drain ("Miller") charge		12	15	18	nC
R _G ⁽²⁾	Gate input resistance	f=1MHz Gate DC bias=0 test signal level= 20 mV open drain	1.04	1.3	1.56	Ω

^{1.} This value is guaranteed over the full range of temperature.

^{2.} Not tested, guaranteed by process.

Electrical characteristics STRH40N6

Table 7. Pre-irradiation switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_{D} = 20 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 12 \text{ V}$	13	17	21	ns
t _r	Rise time		26	59	92	ns
t _{d(off)}	Turn-off-delay time		18	33	48	ns
t _f	Fall time		7	11.5	16	ns

Table 8. Pre-irradiation source drain diode⁽¹⁾

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
I _{SD}	Source-drain current				30	Α
I _{SDM} ⁽²⁾	Source-drain current (pulsed)				120	Α
V _{SD} (3)	Forward on voltage	I _{SD} = 30 A, V _{GS} = 0		1.1		V
t _{rr} ⁽⁴⁾	Reverse recovery time	I _{SD} = 40 A, di/dt = 100 A/μs V _{DD} = 48 V, Tj = 25 °C	288	360	432	ns
Q _{rr} ⁽⁴⁾	Reverse recovery charge			3.3		μC
I _{RRM} ⁽⁴⁾	Reverse recovery current			18.2		Α
t _{rr} (4)	Reverse recovery time	10.0 11/14 100.0 1	352	440	529	ns
Q _{rr} ⁽⁴⁾	Reverse recovery charge	I _{SD} = 40 A, di/dt = 100 A/μs V _{DD} = 48 V, Tj = 150 °C		4.4		μC
I _{RRM} ⁽⁴⁾	Reverse recovery current			19.8		Α

^{1.} Refer to the Figure 16: Source drain diode.

^{2.} Pulse width limited by safe operating area.

^{3.} Pulsed: pulse duration = 300µs, duty cycle 1.5%

^{4.} Not tested in production, guaranteed by process.

3 Radiation characteristics

The technology of the STMicroelectronics Rad-Hard Power MOSFETs is extremely resistant to radiative environments. Every manufacturing lot is tested, using the TO-3 package, in total ionizing dose (irradiation done according to the ESCC 22900 specification, window 1) and single event effect according to the MIL-STD-750E TM1080 up to a fluence level of 3e+5 ions/cm². Both pre-irradiation and post-irradiation performances are tested and specified using the same circuitry and test conditions in order to provide a direct comparison.

(T_{amb}= 22 ± 3 °C unless otherwise specified).

Total dose radiation (TID) testing

One bias conditions using the TO-3 package:

V_{GS} bias: + 15 V applied and V_{DS}= 0 V during irradiation

The following parameters are measured (see *Table 9*, *Table 10* and *Table 11*):

- before irradiation
- after irradiation
- after 24 hrs @ room temperature
- after 168 hrs @ 100 °C anneal

Table 9. Post-irradiation on/off states @ T_{.J}= 25 °C, (Co60 γ rays 70 K Rad(Si))

Symbol	Parameter	Test conditions	Drift values Δ	Unit
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	80% BV _{Dss}	+20	μΑ
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = 20 V V _{GS} = -20 V	1.5 -1.5	nA
BV _{DSS}	Drain-to-source breakdown voltage	$V_{GS} = 0, I_{D} = 1 \text{ mA}$	-20%	V
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$	-60% / +20%	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}; I_D = 20 \text{ A}$	±10%	Ω

Table 10. Dynamic post-irradiation @ T_J = 25 °C, (Co60 γ rays 70 K Rad(Si))

Symbol	Parameter	Test conditions	Drift values Δ	Unit
Qg	Total gate charge		-5% / +50%	
Q _{gs}	Gate-source charge	$I_G = 1 \text{ mA}, V_{GS} = 12 \text{ V},$ $V_{DS} = 30 \text{ V}, I_{DS} = 20 \text{ A}$	±35%	nC
Q_{gd}	Gate-drain charge	1 DS 00 1, DS 20 / 1	-5% / +110%	



Radiation characteristics STRH40N6

Table 11. Source drain diode post-irradiation @ T_J = 25 °C, (Co60 γ rays 70 K Rad(Si))⁽¹⁾

Symbol	Parameter	Test conditions	Drift values Δ .	Unit
V _{SD} (2)	Forward on voltage	$I_{SD} = 40 \text{ A}, V_{GS} = 0$	±5%	V

^{1.} Refer to Figure 16.

Single event effect, SOA

The technology of the STMicroelectronics Rad-Hard Power MOSFETs is extremely resistant to heavy ion environment for single event effect (irradiation per MIL-STD-750E, method 1080 bias circuit in *Figure 3: Single event effect, bias circuit*) SEB and SEGR tests have been performed with a fluence of 3e+5 ions/cm².

The accept/reject criteria are:

- SEB test: drain voltage checked, trigger level is set to V_{ds} = 5 V. Stop condition: as soon as a SEB occurs or if the fluence reaches 3e+5 ions/cm².
- SEGR test: the gate current is monitored every 100 ms. A gate stress is performed before and after irradiation. Stop condition: as soon as the gate current reaches 100 nA (during irradiation or during PIGS test) or if the fluence reaches 3e+5 ions/cm².

The results are:

- SEB immune at 60 MeV/mg/cm2
- SEGR immune at 60 MeV/mg/cm² within the safe operating area (SOA) given in Table 12: Single event effect (SEE), safe operating area (SOA) and Figure 2: Single event effect, SOA

Table 12. Single event effect (SEE), safe operating area (SOA)

lon	Let			V _{DS} (V)						
1011	Mev/(mg/cm²) (MeV) (μm)		V _{GS} =0	V _{GS} = -2 V	V _{GS} = -5 V	V _{GS} = -10 V	V _{GS} = -15 V	V _{GS} = -20 V		
Kr	32	768	94	60	48	39	27		15	
Br	38	300	38	45		25	15	15		
I	61	330	31	25		15				

^{2.} Pulsed: pulse duration = 300 µs, duty cycle 1.5%





Figure 2. Single event effect, SOA

Figure 3. Single event effect, bias circuit^(a)



DocID18351 Rev 9

a. Bias condition during radiation refer to Table 12: Single event effect (SEE), safe operating area (SOA) .

4 Electrical characteristics (curves)

Figure 4. Safe operating area

100 μs
1 ms
10 ms
10 ms

Figure 5. Thermal impedance





Figure 6. Output characteristics

Figure 7. Transfer characteristics






Figure 8. Gate charge vs gate-source voltage




Figure 9. Capacitance variations





Figure 10. Normalized BV_{DSS} vs temperature


Figure 11. Static drain-source on-resistance HV33050



R_{DS(on)} $(m\Omega)$ 39 $V_{GS} = 12V$ 38 37 36 35 20 30 40 $I_D(A)$

Figure 12. Normalized gate threshold voltage vs temperature

Figure 13. Normalized on-resistance vs temperature








Figure 14. Source drain-diode forward characteristics



STRH40N6 Test circuits

5 Test circuits

Figure 15. Switching times test circuit for resistive load ⁽¹⁾



1. Max driver V_{GS} slope = 1V/ns (no DUT)

Figure 16. Source drain diode





Figure 17. Unclamped inductive load test circuit (single pulse and repetitive)



6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.




Figure 18. SMD.5 drawing

Table 13. SMD.5 mechanical data

Dim.		mm		Inch			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А	2.84	3.00	3.15	0.112	0.118	0.124	
A1	0.25	0.38	0.51	0.010	0.015	0.020	
b	7.13	7.26	7.39	0.281	0.286	0.291	
b1	5.58	5.72	5.84	0.220	0.225	0.230	
b2	2.28	2.41	2.54	0.090	0.095	0.100	
b3	2.92	3.05	3.18	0.115	0.120	0.125	
D	10.03	10.16	10.28	0.935	0.400	0.405	
D1	0.76			0.030		0.685	
E	7.39	7.52	7.64	0.291	0.296	0.301	
е		1.91			0.075		

STRH40N6 Order codes

7 Order codes

Table 14. Ordering information

Order codes	ESCC part number	Quality level	EPPL	Package	Lead finish	Marking	Packing
STRH40N6S1	-	Engineering model	-	SMD.5	Gold	STRH40N6S1 +BeO	Strip pack
STRH40N6SG	5205/024/01	ESCC flight	Target			520502401F	pack

For specific marking only the complete structure is:

- ST Logo
- ESA Logo
- Date code (date of sealing of the package): YYWWA
 - YY: year
 - WW: week number
 - A: week index
- ESCC part number (as mentioned in the table)
- Warning signs (e.g. BeO)
- Country of origin: FR (France)
- Part serial number within in the assembly lot

Contact ST sales office for information about the specific conditions for products in die form and for other packages.

Order codes STRH40N6

7.1 Other information

Date code

The date code for "ESCC flight" is structured as follows: yywwz

where:

yy: last two digits of year

• ww: week digits

• z: lot index in the week

Documentation

The table below provide a summary of the documentation provided with each type of products.

Table 15. Summary of the documentation provided

Quality level	Radiation level	Documentation
Engineering model	-	-
ESCC flight	70Krad	Certificate of conformance radiation verification test report

STRH40N6 Revision history

8 Revision history

Table 16. Document revision history

Date	Revision	Changes
03-Jan-2011	1	First release.
25-Aug-2011	2	Updated order codes in <i>Table 1: Device summary</i> and <i>Table 14: Ordering information</i> . Minor text changes.
09-Nov-2011	3	Updated dynamic values on <i>Table 7: Pre-irradiation switching times</i> . Document status changed from preliminary data to datasheet.
28-Mar-2012	4	Updated title in cover page.
03-Oct-2012	5	Figure 4: Safe operating area has been modified.
01-Jul-2013	6	Updated order codes in Table 1: Device summary, Table 12: Single event effect (SEE), safe operating area (SOA), Figure 2: Single event effect, SOA and Table 14: Ordering information. Added Section 7.1: Other information. Minor text changes.
09-Sep-2013	7	Updated features in cover page.
14-May-2014	8	Updated Table 5: Pre-irradiation on/off states.
19-May-2014	9	Updated Table 9: Post-irradiation on/off states @ T_J = 25 °C, (Co60 g rays 70 K Rad(Si)).

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



